| Papers
[Internatinoal]
| ¡¡ |
¡¡ |
 |
Eun-Gu Jung,
Jeong-Gun Lee, Kyoung-Sun Jhang, Dong-Soo Har,
"Two-Phase 1-of-N Delay Insensitive Handshake Protocol using
Differential Value Encoding for SoC", in Proc. of the 2004 International
Scientific-Practical Conference on Communication(ISPC COMM 2004),
Springer-Verlag, LNCS,
August, 2004. |
 |
Eun-Gu Jung,
Jeong-Gun Lee, Kyoung-Sun Jhang, Dong-Soo Har,
"Differential Value Encoding for Two-Phase 1-of-N Delay Insensitive Handshake Protocol
in GLAS Systems", in Proc. of the 2004 IEEE International
Midwest Symposium on Circuits and Systems (MWSCAS 2004),
July, 2004. |
 |
Myeong-Hoon Oh, Dong-Geun Paek, Eun-Gu
Jung, Dong-Ik Lee,"Cost-Effective
Delay-Insensitive Data Transfer Mechanism Using Current-Mode Multiple
Value Logic", in Proc.
of the 2003 IEEE
International SOC Conference, Sep. 2003. |
 |
Eun-Gu Jung, Byung-Soo Choi, Dong-Ik Lee,
"Handshake Protocol using Return-to-Zero Data Encoding
for High Performance Asynchronous Bus", in IEE Computers and
Digital Techniques, July, 2003. |
 |
Chan-Ho Park, Byung-Soo Choi, Suk-Jin
Kim, Eun-Gu Jung, Dong-Ik Lee,"Asynchronous
Array Multiplier with an Asymmetric Parallel Array Structure",
in
IEICE
Trans. of Fundamentals, 2003. |
 |
Eun-Gu
Jung, Byung-Soo Choi, Dong-Ik Lee, "High Performance Asynchronous
Bus for SoC", in Proc.
of the 2003 IEEE
International Symposium on Circuits and System (ISCAS 2003), Vol.5, pp.505-508, May, 2003.
|
| ¡¡ |
¡¡ |
¡¡
¡¡
¡¡
¡¡
¡¡
[Domestic]
¡¡
| ¡¡ |
¡¡ |
 |
Á¤Àº±¸, ÀÌÁ¤±Ù, Àå°æ¼±, Çϵ¿¼ö, "Two-Phase 1-of-N Delay
Insensitive Handshake Protocol using Differential Value
Encoding for System-on-Chip,"
2004³â Çѱ¹Åë½ÅÇÐȸ Ãá°èÇмú´ëȸ, 2004. |
 |
°¹Îâ, Á¤Àº±¸, Çϵ¿¼ö, "Design of Asynchronous Switch
Based on Butterfly Fat-Tree for Network-on-Chip Applications,"
2004³â Çѱ¹Åë½ÅÇÐȸ Ãá°èÇмú´ëȸ, 2004. |
 |
Á¤Àº±¸, ÀÌÁ¤±Ù, À̵¿ÀÍ, "GALSÀ» À§ÇÑ Two-Phase 1-of-N Data Encoding,"
2003 SoC Design Conference, 2003. |
 |
Á¤Àº±¸, ÃÖº´¼ö, À̵¿ÀÍ, "µ¥ÀÌÅÍ ÄÚµù ¹æ¹ýÀ» ÀÌ¿ëÇÑ ºñ¿ëÈ¿°úÀûÀÎ ºñµ¿±â
ÇÁ·ÎÅäÄÝ," Á¦ 6ȸ SoC¼³°è¹ßÇ¥´ëȸ, pp. 1-5, 2003. |
 |
¿À¸íÈÆ, ¹éµ¿±Ù, Á¤Àº±¸, À̵¿ÀÍ, "New Delay-Insensitivie Data Transfer
Mechanism Using Current-Mode Multiple Valued Logic,"
2003³âµµ CAD ¹× VLSI ¼³°è ¿¬±¸È¸ Çмú¹ßǥȸ, pp. 239-244, 2003. Best
Paper Award. |
 |
Á¤Àº±¸, ÃÖº´¼ö, À̵¿ÀÍ, "SoC¸¦ À§ÇÑ °í¼º´É ºñµ¿±â ¹ö½º," 2001
SOC Design Conference, pp. 237-244, 2001. Best
Paper Award. |
 |
Á¤Àº±¸, À̵¿ÀÍ, ³ë¸íÂù, "µµ¼±ÀÇ Àü¼ÛÁö¿¬À» ÃÖ¼ÒÈÇϱâ À§ÇÑ µ¥ÀÌÅÍ ÃʱâÈ¿¡ ±â¹ÝÇÑ ´ÜÀϼ± 4-À§»ó
ÇÁ·ÎÅäÄÝ," Á¦28ȸ Çѱ¹Á¤º¸°úÇÐȸ Ãß°èÇмú¹ßǥȸ, Á¦28±Ç 2È£, pp. 1-3, 2001. |
| ¡¡ |
¡¡ |
¡¡
|