Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456 Rocco De Nicola's Home Page
Rocco De Nicola
Laurea in Scienze dell'Informazione, University of Pisa
(ITALY), 1978
Ph.D. in Computer Science, University of Edinburgh (UK),
1985
Dipartimento di Sistemi e Informatica
Universita` degli Studi di Firenze
Viale Morgagni 65 --- I-50134 FIRENZE
De Nicola is a full professor at Dipartimento
di Sistemi e Informatica,
of Universita' di Firenze, since
1995.
From 1990 till 1995, he has been a full professor at
Dipartimento di Scienze dell'Informazione,
Universita di Roma 'La Sapienza'. Before that he was a full time
researcher
at IEI-CNR, Pisa and worked at Edinburgh University and for Italtel in
Milano. De Nicola is a member of the IFIP W.G. 2.2.
De Nicola is the coordinator of the
Ph.D. Program in
"Informatica e Applicazioni" at Firenze and a member of the Board
of Directors (vice-president) of CSIAF,
the University Centre for Informatics and Information Systems.
Research interests
De Nicola's research interests are centered around design methods and
formal specifications and their use for the verification of distributed
and
mobile systems. The formal tools that are used and developed to this
purpose are process algebras in their different dialects, behavioural
equivalences and modal logics. Process algebras, are used to describe
systems at different levels of abstraction. Behavioural equivalences
and
preorder, based on bisimulation or testing, permit relating different
descriptions of a given system that can be useful in different moment
of its development and thus ensuring that a given implementation
satisfies a
higher level specification. Temporal logics are developed and used to
provide partial specification of systems by describing their properties
rather than their behaviour.
An outcome of this research is
JACK, (Just
Another Concurrency Kit) a tool for supporting specification and
verification of concurrent systems. See also the Concurrency and Mobility Group
homepage.