Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
Saar Drimer - PhD student, Security Group, Computer Lab, Cambridge University, UK
[go: Go Back, main page]

Saar Drimer

Welcome.

saar drimer

As of October 2005, I am researching towards a PhD degree in hardware security at the University of Cambridge, UK; I am mainly interested in the security attributes of programmable logic devices and their overall secure use.

I am part of the Security Research Group in the Computer Laboratory and am being supervised by Dr. Markus Kuhn. I'm a member of Darwin College. Previously, I worked as a Design Engineer for Xilinx's Advanced Product Division in San Jose, California after receiving my BSc in Computer Engineering from UC Santa Cruz.

My personal webpage is at www.saardrimer.com where you can find more info about what I've done in the past and what I am up to today in addition to my personal, sometimes technical, weblog: Side Channels.

I maintain the FPGA design security bibliography.

I am convener of our group's security seminar series.

Contact Info
Saar Drimer
University of Cambridge
Computer Laboratory
15 JJ Thomson Avenue
Cambridge CB3 0FD
United Kingdom

<firstname>.<lastname>@cl.cam.ac.uk

some output (bibtex entries are here):

Saar Drimer: "Volatile FPGA design security -- a survey", unpublished.

Saar Drimer and Steven J. Murdoch: "Keep your enemies close: Distance bounding against smartcard relay attacks", 16th USENIX Security Symposium, 8/2007. Awarded "Best Student Paper". [slides]

Saar Drimer: "Authentication of FPGA bitstreams: Why and how", 3rd workshop of Applied Reconfigurable Computing, 3/2007.

Austin Lesea, Saar Drimer, Joe Fabula, Carl Carmichael and Peter Alfke: "The Rosetta experiment: Atmospheric soft error rate testing in differing technology FPGAs", IEEE Transactions on Device and Materials Reliability (invited paper), 9/2005.

Austin Lesea, Saar Drimer: "Method of measuring the performance of a transceiver in a programmable logic device", US Patent #7218670, issued 5/2007 (submitted 11/2003). [USPTO]

other stuff:

BBC1 Watchdog segment on Chip and PIN starring Steven and me, 2/2007

Chip and PIN payment terminal playing Tetris (starring my hand), 12/2006

I sometimes write articles for our group's weblog, Light Blue Touch Paper [my posts].

last edited 2007/10/11