Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
AU631631B2 - Improved scheme for insuring data consistency between a plurality of cache memories and the main memory in a multi-processor computer system - Google Patents
[go: Go Back, main page]

AU631631B2 - Improved scheme for insuring data consistency between a plurality of cache memories and the main memory in a multi-processor computer system - Google Patents

Improved scheme for insuring data consistency between a plurality of cache memories and the main memory in a multi-processor computer system

Info

Publication number
AU631631B2
AU631631B2 AU53944/90A AU5394490A AU631631B2 AU 631631 B2 AU631631 B2 AU 631631B2 AU 53944/90 A AU53944/90 A AU 53944/90A AU 5394490 A AU5394490 A AU 5394490A AU 631631 B2 AU631631 B2 AU 631631B2
Authority
AU
Australia
Prior art keywords
computer system
main memory
cache memories
data consistency
processor computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU53944/90A
Other versions
AU5394490A (en
Inventor
Scott Arnold
Stephen G. Delahunt
Michael E. Flynn
Tryggve Fossum
Ricky C. Hetherington
David A. Webb
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Priority to AU53944/90A priority Critical patent/AU631631B2/en
Publication of AU5394490A publication Critical patent/AU5394490A/en
Application granted granted Critical
Publication of AU631631B2 publication Critical patent/AU631631B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/0822—Copy directories

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
AU53944/90A 1990-04-27 1990-04-27 Improved scheme for insuring data consistency between a plurality of cache memories and the main memory in a multi-processor computer system Ceased AU631631B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU53944/90A AU631631B2 (en) 1990-04-27 1990-04-27 Improved scheme for insuring data consistency between a plurality of cache memories and the main memory in a multi-processor computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
AU53944/90A AU631631B2 (en) 1990-04-27 1990-04-27 Improved scheme for insuring data consistency between a plurality of cache memories and the main memory in a multi-processor computer system

Publications (2)

Publication Number Publication Date
AU5394490A AU5394490A (en) 1991-12-19
AU631631B2 true AU631631B2 (en) 1992-12-03

Family

ID=3739930

Family Applications (1)

Application Number Title Priority Date Filing Date
AU53944/90A Ceased AU631631B2 (en) 1990-04-27 1990-04-27 Improved scheme for insuring data consistency between a plurality of cache memories and the main memory in a multi-processor computer system

Country Status (1)

Country Link
AU (1) AU631631B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU647535B2 (en) * 1990-09-28 1994-03-24 Fujitsu Limited Message control system in a data communication system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU585361B2 (en) * 1985-06-27 1989-06-15 Sun Microsystems, Inc. Hierarchical cache memory system and method
EP0349123A2 (en) * 1988-06-27 1990-01-03 Digital Equipment Corporation Multi-processor computer systems having shared memory and private cache memories

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU585361B2 (en) * 1985-06-27 1989-06-15 Sun Microsystems, Inc. Hierarchical cache memory system and method
EP0349123A2 (en) * 1988-06-27 1990-01-03 Digital Equipment Corporation Multi-processor computer systems having shared memory and private cache memories

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU647535B2 (en) * 1990-09-28 1994-03-24 Fujitsu Limited Message control system in a data communication system

Also Published As

Publication number Publication date
AU5394490A (en) 1991-12-19

Similar Documents

Publication Publication Date Title
EP0472829A3 (en) Multicomputer complex and distributed shared data memory
GB9421100D0 (en) Multiprocessor data memory sharing
GB8728927D0 (en) Computer system having direct memory access
AU7185296A (en) Cache memory system comprising a logic block address look-uptable and memory of operating the cache memory system
EP0744748A3 (en) High memory capacity DIMM with data and state memory
GB2263378B (en) Computer bus with virtual memory data transfer capability using virtual address/data lines
CA2051222A1 (en) Consistent packet switched memory bus for shared memory multiprocessors
EP0351955A3 (en) Multiprocessor systems with cross-interrogated store-in-caches
GB2248707B (en) Memory card and data management system in memory card
EP0425849A3 (en) Data memory access
AU2149788A (en) Computer bus having page mode memory access
EP0340668A3 (en) Multi-processor system having a multi-port cache memory
BR9105417A (en) PERSONAL COMPUTER WITH LOCAL MEMORY EXPANSION CAPACITY
EP0579418A3 (en) Computer system maintaining data consistency between the cache and the main memory.
EP0470561A3 (en) Data processor for maintaining coherency of cache memory data
EP0455946A3 (en) System for debugging shared memory multiprocessor computers
EP0282248A3 (en) Block access system using cache memory
EP0419869A3 (en) Personal computer for accessing two types of extended memories having different memory capacities
AU631631B2 (en) Improved scheme for insuring data consistency between a plurality of cache memories and the main memory in a multi-processor computer system
GB2222921B (en) Read-only memory for microprocessor systems having shared address/data lines
GB2090681B (en) Data processing machine with split-cycle cache memory management
GB8807849D0 (en) Data processing apparatus with page mode memory
AU8508191A (en) Computer memory array control
EP0533373A3 (en) Computer system having cache memory
GB2215887B (en) Data memory system