Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
AU641480B2 - An asynchronous transfer mode switch - Google Patents
[go: Go Back, main page]

AU641480B2 - An asynchronous transfer mode switch - Google Patents

An asynchronous transfer mode switch

Info

Publication number
AU641480B2
AU641480B2 AU72836/91A AU7283691A AU641480B2 AU 641480 B2 AU641480 B2 AU 641480B2 AU 72836/91 A AU72836/91 A AU 72836/91A AU 7283691 A AU7283691 A AU 7283691A AU 641480 B2 AU641480 B2 AU 641480B2
Authority
AU
Australia
Prior art keywords
switching network
correct sequence
guarantee
connection
mode switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU72836/91A
Other versions
AU7283691A (en
Inventor
Bozo Cesar
Gert Dr. Eilenberger
Bodo Pfeiffer
Karl Schrodi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent NV
Original Assignee
Alcatel NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel NV filed Critical Alcatel NV
Publication of AU7283691A publication Critical patent/AU7283691A/en
Application granted granted Critical
Publication of AU641480B2 publication Critical patent/AU641480B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/565—Sequence integrity
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Electronic Switches (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

State of the art/technical problem: When a connection is set up by a switching network 20, the path is selected according to the instantaneous switching network utilisation and is maintained during the connection. The problem of eliminating local blockages through rearrangement of existing connections is not adequately solved due to interferences which thereby occur. Fundamental concept: To provide for ATM with virtual connections the same devices as those which guarantee the correct sequence in connectionless operation. Solution: An output unit 30 is connected downstream of each output of the switching network which guarantees the correct sequence. Advantage: Virtual connections can be adapted at any time without interference to the instantaneous switching network utilisation. The guarantee of the correct sequence can be implemented in such a way that delay jitter is also largely eliminated. <IMAGE>
AU72836/91A 1990-03-14 1991-03-12 An asynchronous transfer mode switch Ceased AU641480B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE4008080 1990-03-14
DE4008080A DE4008080A1 (en) 1990-03-14 1990-03-14 ATM SWITCH

Publications (2)

Publication Number Publication Date
AU7283691A AU7283691A (en) 1991-09-19
AU641480B2 true AU641480B2 (en) 1993-09-23

Family

ID=6402147

Family Applications (1)

Application Number Title Priority Date Filing Date
AU72836/91A Ceased AU641480B2 (en) 1990-03-14 1991-03-12 An asynchronous transfer mode switch

Country Status (9)

Country Link
US (1) US5319360A (en)
EP (1) EP0446586B1 (en)
JP (1) JPH0583283A (en)
KR (1) KR0157989B1 (en)
AT (1) ATE139397T1 (en)
AU (1) AU641480B2 (en)
CA (1) CA2037861C (en)
DE (2) DE4008080A1 (en)
ES (1) ES2090149T3 (en)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2659819B1 (en) * 1990-03-14 1992-05-29 Alcatel Nv SELF - ROUTING MULTI - PATH SWITCHING NETWORK FOR SWITCHING ASYNCHRONOUS MULTIPLEXED TIME CELLS.
EP0544034A1 (en) * 1991-11-28 1993-06-02 Siemens Aktiengesellschaft Method for reconstructing the correct sequence of communication cells
US5274642A (en) * 1992-06-05 1993-12-28 Indra Widjaja Output buffered packet switch with a flexible buffer management scheme
ATE208975T1 (en) * 1992-06-26 2001-11-15 Siemens Ag METHOD FOR TREATING THE INFORMATION CONTAINED IN THE HEAD PART OF MESSAGE CELLS TRANSMITTED IN ASYNCHRONOUS TRANSFER MODE
US5337313A (en) * 1992-11-12 1994-08-09 Motorola, Inc. Method and apparatus for preserving packet squencing in a packet transmission system
EP0603424A1 (en) * 1992-12-21 1994-06-29 Siemens Aktiengesellschaft Method and apparatus for transmission of communication cells over ATM-communications arrangement
EP0633678B1 (en) * 1993-06-29 2000-07-19 Alcatel Resequencing method and resequencing device realizing such a method
DE4343588A1 (en) * 1993-12-21 1995-06-22 Sel Alcatel Ag Method and device for random selection of one of N identical units, as well as coupling element, switching network and switching center with it
US5583863A (en) * 1995-01-31 1996-12-10 Bell Atlantic Network Services, Inc. Full service network using asynchronous transfer mode multiplexing
US5908598A (en) * 1995-08-14 1999-06-01 Minnesota Mining And Manufacturing Company Fibrous webs having enhanced electret properties
FI955814A7 (en) * 1995-12-01 1997-06-02 Nokia Telecommunications Oy Cell assignment in the ATM system cell flow
US6542502B1 (en) * 1996-01-26 2003-04-01 International Business Machines Corporation Multicasting using a wormhole routing switching element
KR100467708B1 (en) * 1996-12-21 2005-05-11 삼성전자주식회사 Cell processing apparatus and method of asynchronous transfer mode switching system
JP3434671B2 (en) * 1997-05-21 2003-08-11 沖電気工業株式会社 ATM cell switching equipment
FI104672B (en) * 1997-07-14 2000-04-14 Nokia Networks Oy A clutch assembly
KR100223300B1 (en) * 1997-09-10 1999-10-15 서평원 Distributed control and nonblocking exchange system
US6373821B2 (en) * 1998-02-20 2002-04-16 Apple Computer, Inc. Method for setting time stamp in SYT field of packet headers for IEEE-1394 devices
KR100279949B1 (en) * 1998-12-28 2001-02-01 윤종용 Cell rearrangement buffer
JP2000295279A (en) 1999-04-02 2000-10-20 Nec Corp Packet switch
US6757284B1 (en) * 2000-03-07 2004-06-29 Cisco Technology, Inc. Method and apparatus for pipeline sorting of ordered streams of data items
US6747972B1 (en) * 2000-03-07 2004-06-08 Cisco Technology, Inc. Method and apparatus for reducing the required size of sequence numbers used in resequencing packets
US6480491B1 (en) * 2000-11-02 2002-11-12 Intel Corporation Latency management for a network
US7462103B2 (en) * 2001-03-22 2008-12-09 Igt Gaming system for individual control of access to many devices with few wires
US7697570B2 (en) * 2001-04-30 2010-04-13 Huawei Technologies Co., Ltd. Method based on backboard transmitting time division multiplexing circuit data and a bridge connector
US7525978B1 (en) * 2005-04-15 2009-04-28 Altera Corporation Method and apparatus for scheduling in a packet buffering network
US7304498B2 (en) * 2005-07-20 2007-12-04 Altera Corporation Clock circuitry for programmable logic devices

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU588441B2 (en) * 1986-01-24 1989-09-14 Alcatel N.V. Switching system
EP0336401A2 (en) * 1988-04-06 1989-10-11 Hitachi, Ltd. Method and system for packet exchange

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4703475A (en) * 1985-12-04 1987-10-27 American Telephone And Telegraph Company At&T Bell Laboratories Data communication method and apparatus using multiple physical data links
DE3742941A1 (en) * 1987-12-18 1989-07-06 Standard Elektrik Lorenz Ag PACKAGE BROKERS
JP2860661B2 (en) * 1989-03-14 1999-02-24 国際電信電話 株式会社 ATM switch
WO1991002419A1 (en) * 1989-08-09 1991-02-21 Alcatel N.V. Resequencing system for a switching node
JPH0382243A (en) * 1989-08-25 1991-04-08 Nec Corp Cell time sequence recovery device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU588441B2 (en) * 1986-01-24 1989-09-14 Alcatel N.V. Switching system
EP0336401A2 (en) * 1988-04-06 1989-10-11 Hitachi, Ltd. Method and system for packet exchange

Also Published As

Publication number Publication date
KR910017805A (en) 1991-11-05
CA2037861C (en) 1996-05-28
EP0446586B1 (en) 1996-06-12
EP0446586A2 (en) 1991-09-18
DE59107911D1 (en) 1996-07-18
KR0157989B1 (en) 1999-02-18
EP0446586A3 (en) 1992-04-29
DE4008080A1 (en) 1991-09-19
JPH0583283A (en) 1993-04-02
CA2037861A1 (en) 1991-09-15
ES2090149T3 (en) 1996-10-16
ATE139397T1 (en) 1996-06-15
AU7283691A (en) 1991-09-19
US5319360A (en) 1994-06-07

Similar Documents

Publication Publication Date Title
AU641480B2 (en) An asynchronous transfer mode switch
TW217479B (en) Establishing telecommunications call paths between clustered switching entities
AU1042388A (en) Packet switching network
ES2024298A6 (en) Resequencing system for a switching node.
TW331677B (en) Digital delay locked loop circuit using synchronous delay line
AU1087392A (en) Communication switching system
PL308639A1 (en) Connection route setting up in wide-band telecommunication networks
JPS57121345A (en) Pulse noise eliminating circuit
AR003232A1 (en) ASYNCHRONIC TRANSFER MODE NETWORK EMULATOR
US4644568A (en) Timing signal distribution arrangement
SE9800758L (en) Optical coupling means with recirculating structure and optical coupling method for this
JP2590274B2 (en) Driver circuit
GB1038745A (en) Improvements in or relating to electric circuit arrangements
JPS54148416A (en) Multiplied transmission system
JPS5723130A (en) Interface control system
EP0505782A3 (en) Multi-function network
JPS5591009A (en) Switching control unit
SU658774A2 (en) Automatic device for transmitting &#34;subscriber absence&#34; signal
AU8625391A (en) Process for transmitting synchronisation signals in a network in the synchronous-digital hierarchy
JPS5597760A (en) Packet switching method of packet switching network
JPS53136741A (en) High frequency wave heating device
RU1793452C (en) Device for information transmission
KR950022439A (en) Propagation delay compensator and cell transmission control method for transmission speed control of asynchronous transmission (ATM) terminal
JPS5516571A (en) Balanced hybrid circuit
JPS57164740A (en) Copying apparatus

Legal Events

Date Code Title Description
MK14 Patent ceased section 143(a) (annual fees not paid) or expired