Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP2734367B2 - Multilayer printed wiring board and method of manufacturing the same - Google Patents
[go: Go Back, main page]

JP2734367B2 - Multilayer printed wiring board and method of manufacturing the same - Google Patents

Multilayer printed wiring board and method of manufacturing the same

Info

Publication number
JP2734367B2
JP2734367B2 JP6030664A JP3066494A JP2734367B2 JP 2734367 B2 JP2734367 B2 JP 2734367B2 JP 6030664 A JP6030664 A JP 6030664A JP 3066494 A JP3066494 A JP 3066494A JP 2734367 B2 JP2734367 B2 JP 2734367B2
Authority
JP
Japan
Prior art keywords
hole
substrate
inner layer
layer substrate
symbol
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP6030664A
Other languages
Japanese (ja)
Other versions
JPH07240583A (en
Inventor
良繁 庭田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP6030664A priority Critical patent/JP2734367B2/en
Publication of JPH07240583A publication Critical patent/JPH07240583A/en
Application granted granted Critical
Publication of JP2734367B2 publication Critical patent/JP2734367B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns or identification means
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4638Aligning and fixing the circuit boards before lamination; Detecting or measuring the misalignment after lamination; Aligning external circuit patterns or via connections relative to internal circuits

Landscapes

  • Structure Of Printed Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は多層プリント配線板およ
びその製造方法に関し、特に回路パターンが形成された
複数の内層基板を積層してなる多層プリント配線板およ
びその製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer printed wiring board and a method of manufacturing the same, and more particularly, to a multilayer printed wiring board formed by laminating a plurality of inner layers having circuit patterns formed thereon and a method of manufacturing the same.

【0002】[0002]

【従来の技術】従来、プリント配線板として使用される
多層基板は、回路パターンが形成された複数の内層基板
を積層することにより構成されており、内層基板は同一
形状に形成されている。このため、製造するにあたって
は内層基板の数を数えて挿入漏れ,挿入誤りがないかを
確認してから層構成したり、多層基板として完成してか
ら電気的な導通試験を実施した結果として良品を確認す
る。もし、不良品を検出したならば、この不良品をX線
による透視によって内層基板の挿入状態を観察し、挿入
漏れ,挿入誤りを確認している。しかし、前者の方法は
人為的な作業となるため、ミスが多い欠点がある。また
後者の方法では多層基板の完成後に内層基板の挿入漏
れ,挿入誤りを発見するため、内層基板の挿入漏れ,挿
入誤りが積層,接着前に防止できないことや挿入順序の
間違いは電気的な導通試験では発見できない欠点があ
り、X線の透視による検査は内層基板の数が大幅に増加
した場合、正確に内層基板の挿入漏れ,挿入誤りを確認
することは困難である欠点があった。
2. Description of the Related Art Conventionally, a multilayer substrate used as a printed wiring board is formed by laminating a plurality of inner layers on which circuit patterns are formed, and the inner layers are formed in the same shape. For this reason, when manufacturing, count the number of inner layer boards to check for insertion leaks and insertion errors and then configure the layers, or as a result of conducting an electrical continuity test after completing the multilayer board, Check. If a defective product is detected, the state of insertion of the inner layer substrate is observed by X-ray fluoroscopy of the defective product, and insertion failure and insertion error are confirmed. However, the former method has a drawback that there are many mistakes since it is an artificial operation. Also, in the latter method, insertion leakage and insertion error of the inner layer substrate are found after completion of the multilayer substrate, so that insertion leakage and insertion error of the inner layer substrate cannot be prevented before lamination and bonding, and that the insertion order is incorrect. There is a defect that cannot be found in the test, and the inspection by X-ray fluoroscopy has a drawback that it is difficult to accurately check the insertion leakage and insertion error of the inner layer substrate when the number of the inner layer substrates is greatly increased.

【0003】上記欠点を解消するため、特開昭63−1
02298号公報に開示されているように、あらかじめ
内層基板の端部に位置確認用のマークをしておき、積層
プレスにより多層基板の基材を形成した後、基材の端部
を切断して上記位置確認用のマークを露出させることに
より内層基板の挿入漏れ,挿入誤りを確認したり、特開
平2−54995号公報に開示されているように、内層
基板に積層順に位置をずらして異なる記号を形成してお
き、透かして見て記号の有無で判定し内層基板の挿入漏
れ,挿入誤りを発見するようにしたり、特開平4−33
7696号公報に開示されているものは図15に示すよ
うに、積層すべき複数の内層基板18,19,20の少
なくとも一辺に長さの異なる異形部18a,19a,2
0aを突設し、これらの異形部の少くとも一部が上方へ
露出することにより挿入漏れ,挿入誤りを防止する多層
基板の製造方法も提案されている。
In order to solve the above-mentioned disadvantage, Japanese Patent Application Laid-Open No.
As disclosed in Japanese Patent Publication No. 02298, a mark for position confirmation is made in advance at the end of the inner layer substrate, the base material of the multilayer substrate is formed by lamination press, and the end of the base material is cut. By exposing the position confirmation mark, insertion leakage or insertion error of the inner layer substrate can be confirmed, or, as disclosed in Japanese Patent Application Laid-Open No. 2-54995, the position of the inner layer substrate is shifted in the stacking order and different symbols are used. Is formed, and it is determined whether or not there is a symbol by seeing through, and an insertion omission or an insertion error of the inner layer substrate is found.
As shown in FIG. 15, a plurality of inner-layer substrates 18, 19, 20 to be laminated have different-length portions 18 a, 19 a, 2 having different lengths on at least one side as shown in FIG.
A method of manufacturing a multi-layer substrate has been proposed in which at least a portion of the odd-shaped portion is protruded and at least a part of these irregular portions are exposed upward to prevent insertion leakage and insertion error.

【0004】[0004]

【発明が解決しようとする課題】しかしながら、人為作
業では、誤積層は絶無とはならなかった。更に、誤積層
を多層プリント配線板の部品実装前の段階で発見するこ
とが困難であり、その与える影響は大きい。また多層基
板の基材形成後の位置確認用のマークを露出させる方法
は、内層基板の挿入漏れ,挿入誤りが発見された段階で
はすでに積層接着が完了しているため修正不可能で仕損
じが大きい欠点がある。また、内層基板に積層順に位置
をずらして異なる記号を透かして読み取る方法は、材料
がガラス繊維を使った織布の形態をとっており、透かし
見ても下の記号は読み取りにくいし内層基板の層数や板
厚が大幅に増加した場合など完成段階において第1層か
ら最終基板の記号を見るとき記号が確認しにくいため、
内層基板の挿入漏れ,挿入誤りの発見が困難であり結果
的にこの方法でも積層,接着後の発見となって仕損じが
大きい欠点がある。そして、長さの異なる異形部を改め
て設けることは、製品や従来の積層,接着に必要として
いた作業用余白部以外に材料面積を新たに必要とするこ
とであり基板材料の使用効率が悪化するので材料に余分
な費用がかかる。そして、異形部を設けるための加工工
程を新たに設けなければならないので加工費用と加工時
間がかかる欠点がある。
However, erroneous lamination has not been inconsistent with manual work. Further, it is difficult to detect erroneous lamination at a stage before component mounting of the multilayer printed wiring board, and the influence thereof is great. In addition, the method of exposing the mark for position confirmation after forming the base material of the multi-layer substrate is such that when the insertion leakage of the inner layer substrate or the insertion error is found, the lamination bonding has already been completed, so that it is impossible to correct and the damage is caused. There are major drawbacks. In addition, the method of shifting the position on the inner substrate and reading different symbols through the lamination order is in the form of a woven fabric using glass fiber as the material. When looking at the symbol of the final board from the first layer at the completion stage, such as when the number of layers or the thickness of the board has increased significantly, it is difficult to confirm the symbol,
It is difficult to detect insertion leakage or insertion error of the inner layer substrate, and as a result, even with this method, it is found after lamination and bonding, resulting in a large defect. Providing a deformed portion having a different length requires a new material area in addition to a product and a work margin which is required for conventional lamination and bonding, thereby deteriorating the use efficiency of the substrate material. So the material costs extra. Further, since a processing step for providing the deformed portion must be newly provided, there is a disadvantage that processing cost and processing time are required.

【0005】本発明は上記欠点を解消するため、内層基
板の挿入漏れ,挿入誤りが積層接着前に確認でき積層不
良を排除し製造歩留が高く安価で信頼性の高い多層プリ
ント配線板およびその製造方法を提供することを目的と
するものである。
According to the present invention, there is provided a multi-layer printed wiring board which has a high production yield, is inexpensive and has a high reliability, and which is capable of confirming insertion leakage and insertion error of an inner layer board before laminating and adhering, thereby eliminating defective lamination. It is intended to provide a manufacturing method.

【0006】[0006]

【課題を解決するための手段】本発明の多層プリント配
線板は、少くとも順次配置された下記の内層基板を有す
る。
The multilayer printed wiring board according to the present invention has at least the following inner layer substrates arranged sequentially.

【0007】(a)第1の位置に配置された第1の貫通
孔と、第2の位置に配置された第2の貫通孔と、第3の
位置に配置された第3の貫通孔とを有する1層目の内層
基板 (b)この1層目の内層基板の直下に配置され、前記第
1の貫通孔によって露出するリング状表示部となる第1
の記号と、前記第2の貫通孔と前記第3の貫通孔の直下
に配置された第の貫通孔と第の貫通孔とを有する2
層目の内層基板 (c)この2層目の内層基板の直下に配置され前記第
の貫通孔と前記2層目の内層基板の第の貫通孔とによ
って露出するリング状表示部となる第2の記号と、前記
2層目の内層基板の第の貫通孔の直下に配置された第
の貫通孔とを有する3層目の内層基板ここで、前記
貫通孔が同一径、同一ピッチで配置され、前記貫通孔
と前記記号が同心円を形成し、かつその同心円の外側直
径が前記貫通孔の直径よりも小さく形成するように配置
されるか、前記各内層基板の前記貫通孔が同一径で、
各内層基板の対応する各貫通孔のピッチが少くとも1箇
、他の前記各内層基板の対応する各貫通孔のピッチと
異るように配置され、前記貫通孔と前記記号が同心円を
形成するように配置され、かつその同心円の外側直径が
前記貫通孔の直径よりも小さく形成され、前記記号がそ
れぞれの内層基板の少くとも片面に形成されている。
(A) A first through hole located at a first position, a second through hole located at a second position, and a third through hole located at a third position. (B) a first inner layer substrate which is disposed immediately below the first inner layer substrate and serves as a ring- shaped display portion exposed by the first through hole;
And a fourth through-hole and a fifth through-hole disposed immediately below the second through-hole and the third through-hole.
Layer first inner substrate (c) is disposed immediately below the inner substrate of the second layer before Symbol second
And a second symbol serving as a ring- shaped display portion exposed by the through-hole and the fourth through-hole of the second-layer inner-layer substrate, and disposed immediately below the fifth through-hole of the second-layer inner-layer substrate. The first
6 through-holes and the inner substrate of the third layer herein with the said respective <br/> through holes same diameter, are arranged at the same pitch, wherein the through-hole symbols form a concentric, and the concentric Outside straight
Or diameter are positioned so as to form smaller than the diameter of the through hole, the through hole of each inner layer board is the same diameter,
The pitch of each corresponding through hole of each inner layer substrate is different from the pitch of each corresponding through hole of each of the other inner layer substrates, and The hole and said symbol are arranged to form a concentric circle , and the outer diameter of the concentric circle is
It is formed smaller than the diameter of the through hole, and the symbol is formed on at least one side of each inner layer substrate.

【0008】本発明の多層プリント配線板の製造方法
は、下記の工程を含む。
The method for manufacturing a multilayer printed wiring board according to the present invention includes the following steps.

【0009】(a)スルーホールやガイドホールの孔あ
けと同時に積層される各内層基板の所定の位置に配列
れる貫通孔を孔あけする工程 (b)配線パターンを形成すると同時に所定の前記内層
基板の所定の位置に銅箔パターンによる記号を形成する
工程 (c)前記内層基板の前記貫通孔を通して前記銅箔パタ
ーンによる記号が観察できるように前記それぞれの内層
を組み合わせ積層する工程
(A) Arranged at a predetermined position on each of the inner layer substrates to be laminated at the same time as the through holes and the guide holes are formed.
The copper foil through the through hole of the step (c) said inner layer board to form a symbol by a copper foil pattern at a predetermined position at the same time given the inner layer substrate to form a step (b) wiring pattern for drilling a through hole that Patter
Laminating combining said respective inner <br/> board so symbols can be observed by over emissions

【実施例】次に本発明の実施例について図面を参照して
説明する。
Next, an embodiment of the present invention will be described with reference to the drawings.

【0010】図1は本発明の第1の実施例の多層プリン
ト配線板の構成を示す斜視図である。本発明の第1の実
施例は、図1に示すように、内層基板1〜5の孔あけ工
事は、特別に工程を設けず内層基板1〜5の回路形成用
や積層ガイド孔(図示せず)を設ける孔あけ工程で貫通
孔(以下、孔と記す)の孔あけをする。また、内層基板
1〜5の材質は機械的強度を持たせるためにガラス織り
布を核とし、樹脂を含浸させて作るので、ガラス織り布
の透過性と樹脂の色により半透明ないしは不透明であ
る。そこでまず、1層目の内層基板1に直径6mmの第
1の孔1aをあけ、第1の孔1aと15mmのピッチで
第2の孔1bと第3の孔1c,第4の孔1dをあけ、1
層目の内層基板1の第1の孔1aの直下に外径5.8m
mで内径4.8mmのリング形状の銅箔パターンとその
銅箔パターンの中央に数字の「2」を設け2層目の内層
基板2に設けた記号6とする。次に、2層目の内層基板
2に1層目の内層基板1の第2の孔1bと第3の孔1
c,第4の孔1dの直下に同じ孔の大きさで第1の孔2
aと第2の孔2b,第3の孔2cを設け、2層目の内層
基板2の第の孔2aの直下となる3層目の内層基板3に
外径5.8mmで内径4.8mmのリング形状の銅箔パ
ターンとその銅箔パターンの中央に数字の「3」を設け
3層目の内層基板3に設けた記号7とする。次に、3層
目の内層基板3に2層目の内層基板2の第3の孔2bと
第4の孔2cの直下に同じ孔の大きさで第1の孔3aと
第2の孔3bを設け、3層目の内層基板3の第1の孔3
aの直下となる4層目の内層基板4に外径5.8mmで
内径4.8mmのリング形状の銅箔パターンとその銅箔
パターンの中央に数字の「4」を設け4層目の内層基板
4に設けた記号8とする。次に、4層目の内層基板4に
3層目の内層基板3の第2の孔3bの直下に同じ孔の大
きさで第1の孔4aを設け、4層目の内層基板4の第1
の孔4aの直下となる5層目の内層基板5に外径5.8
mmで内径4.8mmのリング形状の銅箔パターンとそ
の銅箔パターンの中央に数字の「5」を設け5層目の内
層基板5に設けた記号9とする。
FIG. 1 is a perspective view showing the structure of a multilayer printed wiring board according to a first embodiment of the present invention. In the first embodiment of the present invention, as shown in FIG. 1, the drilling work of the inner substrates 1 to 5 is not provided with a special process, and is used for forming a circuit of the inner substrates 1 to 5 and a lamination guide hole (not shown). The through hole (hereinafter, referred to as a hole) is formed in a hole forming step of forming a hole. In addition, since the material of the inner layer substrates 1 to 5 is made by impregnating a resin with a glass woven cloth as a core to have mechanical strength, the material is translucent or opaque depending on the transparency of the glass woven cloth and the color of the resin. . Therefore, first, a first hole 1a having a diameter of 6 mm is formed in the first inner layer substrate 1, and a second hole 1b, a third hole 1c, and a fourth hole 1d are formed at a pitch of 15 mm with the first hole 1a. Opening 1
An outer diameter of 5.8 m is located directly below the first hole 1a of the inner substrate 1 of the layer.
A ring-shaped copper foil pattern having a diameter of 4.8 mm and an inner diameter of 4.8 mm and a numeral “2” in the center of the copper foil pattern are provided as a symbol 6 provided on the second inner layer substrate 2. Next, the second hole 1b and the third hole 1 of the first inner substrate 1 are formed in the second inner substrate 2.
c, the first hole 2 having the same hole size just below the fourth hole 1d.
a, the second hole 2b, and the third hole 2c are provided in the third inner substrate 3 directly below the first hole 2a of the second inner substrate 2 with an outer diameter of 5.8 mm and an inner diameter of 4.8 mm. And a numeral “3” at the center of the ring-shaped copper foil pattern and a symbol 7 provided on the third inner layer substrate 3. Next, the first hole 3a and the second hole 3b having the same hole size are provided immediately below the third hole 4b and the fourth hole 2c of the second inner substrate 3 in the third inner substrate 3. And the first hole 3 of the third inner layer substrate 3 is provided.
A ring-shaped copper foil pattern having an outer diameter of 5.8 mm and an inner diameter of 4.8 mm and a numeral “4” in the center of the copper foil pattern are provided on the fourth inner layer substrate 4 directly below the fourth inner layer 4. The symbol 8 is provided on the substrate 4. Next, a first hole 4a having the same hole size is provided in the fourth inner layer substrate 4 immediately below the second hole 3b of the third inner layer substrate 3, and the first hole 4a of the fourth inner layer substrate 4 is formed. 1
The inner diameter of the fifth inner-layer substrate 5 immediately below the hole 4a is 5.8.
A ring-shaped copper foil pattern having an inner diameter of 4.8 mm and a diameter of 4.8 mm, and a numeral “5” provided at the center of the copper foil pattern are provided as symbols 9 provided on the fifth inner layer substrate 5.

【0011】図2は図1の内層基板層構成後の平面図で
ある。以上の内層基板の層構成により、図2に示すよう
に、1層目の内層基板1の第1の孔1aから2層目の内
層基板2に設けた記号6を、第2の孔1bから3層目の
内層基板3に設けた記号7を、第3の孔1cから4層目
の内層基板4に設けた記号8を、第4の孔1dから5層
目の内層基板5に設けた記号9を観察することができ
る。1層目の内層基板の1a,1b,1c,1dの直径
と、記号6,7,8,9の銅箔パターンの外径は、大き
さに0.2mmの違いを設けてあり、孔縁と銅箔パター
ンの外径とは、相互位置の関係に0.1mmの間隔を持
たせて区別しやすくしている。こうして、1層目の内層
基板1に設けた第1の孔1aから2層目の内層基板2の
記号6と1層目の内層基板1に設けた第2の孔1bから
3層目の内層基板3の記号7と1層目の内層基板1に設
けた第3の孔1cから4層目の内層基板4の記号8と1
層目の内層基板1に設けた第4の孔1dから5層目の内
層基板5の記号9を記号の関連性で確認することがで
き、各内層基板1〜5が正しく層構成されたことと位置
ずれのないことを明瞭に評価することができる。
FIG. 2 is a plan view showing the structure of the inner substrate layer shown in FIG. Due to the above-described layer structure of the inner layer substrate, as shown in FIG. 2, the symbol 6 provided from the first hole 1a of the first layer inner substrate 1 to the second layer inner substrate 2 is changed from the second hole 1b to the second hole 1b. The symbol 7 provided on the third inner substrate 3 from the third hole 1c, the symbol 8 provided on the fourth inner substrate 4 from the third hole 1c was provided on the fifth inner substrate 5 from the fourth hole 1d. Symbol 9 can be observed. The diameters of 1a, 1b, 1c, 1d of the first inner layer substrate and the outer diameters of the copper foil patterns of symbols 6, 7, 8, 9 have a difference of 0.2 mm in size. And the outer diameter of the copper foil pattern are easily distinguished from each other by providing an interval of 0.1 mm in the mutual positional relationship. Thus, the symbol 6 of the second inner layer substrate 2 from the first hole 1a provided in the first inner layer substrate 1 and the third inner layer from the second hole 1b provided in the first inner layer substrate 1 Symbols 7 and 8 of the fourth inner layer substrate 4 from the third hole 1c provided in the first inner layer substrate 1 and the symbol 7 of the substrate 3
The symbol 9 of the fifth inner substrate 5 can be confirmed from the fourth hole 1d provided in the first inner substrate 1 by the relation of the symbols, and each of the inner substrates 1 to 5 is correctly formed. It can be clearly evaluated that there is no displacement.

【0012】図3(a)〜(c)は本発明の第1の実施
例の誤積層の例を説明する平面図である。次に、図1の
第1の実施例の内層基板1〜5の順序が誤った例を3つ
あげる。図3(a)は、2層目の内層基板2を挿入し忘
れた誤りまたは3層目の内層基板3が2層目の内層基板
2よりも手前に構成された誤りの例である。図3(b)
は、3層目の内層基板3を挿入し忘れた誤りまたは4層
目の内層基板4が3層目の内層基板3よりも手前に構成
された誤りの例である。図3(c)は、4層目の内層基
板4を挿入し忘れた誤りまたは5層目の内層基板5が4
層目の内層基板4よりも手前に構成された誤りの例であ
る。このように、挿入漏れ,挿入誤りを積層前の構成段
階で簡単明解に判定することができる。また、記号を表
示する内層基板の手前の基板の孔の大きさを小さくする
ことで、記号と手前の内層基板の位置関係を強調し、目
視で確認するときの判定し易さと高倍率光学機器による
孔縁と記号の外径の相対位置判定に自動装置を用いると
きの被写界深度の影響を最小に押さえることができる。
かつ、記号の外径と最も近い孔縁は、0.1mmの間隔
に設計されており、記号の外径と孔縁の間隔を認識ある
いは精密に測長すれば構成された内層基板相互の位置精
度を調べることもできる。
FIGS. 3A to 3C are plan views illustrating examples of erroneous lamination of the first embodiment of the present invention. Next, three examples in which the order of the inner layer substrates 1 to 5 in the first embodiment of FIG. 1 is incorrect will be described. FIG. 3A shows an example of an error in which the second-layer inner-layer substrate 2 is forgotten to be inserted or an error in which the third-layer inner-layer substrate 3 is formed before the second-layer inner-layer substrate 2. FIG. 3 (b)
Is an example of an error in which the third-layer inner-layer substrate 3 is forgotten to be inserted or an error in which the fourth-layer inner-layer substrate 4 is configured before the third-layer inner-layer substrate 3. FIG. 3 (c) shows an error where the fourth inner layer substrate 4 is forgotten to be inserted or the fifth inner layer substrate 5
This is an example of an error configured before the inner substrate 4 of the layer. In this manner, insertion omissions and insertion errors can be determined easily and clearly at the configuration stage before lamination. In addition, by reducing the size of the hole in the substrate in front of the inner layer substrate that displays the symbol, the positional relationship between the symbol and the inner layer substrate in front of the symbol is emphasized, making it easier to visually check and making high-magnification optical equipment. The effect of the depth of field when the automatic apparatus is used to determine the relative position between the hole edge and the outer diameter of the symbol can be minimized.
Also, the edge of the hole closest to the outer diameter of the symbol is designed at a distance of 0.1 mm, and if the distance between the outer diameter of the symbol and the distance between the edge of the symbol is recognized or precisely measured, the position between the inner layer substrates is determined. You can also check the accuracy.

【0013】図4は本発明の第2の実施例の多層プリン
ト配線板の構成を示す斜視図である。本発明の第2の実
施例は、図4に示すように、まず、1層目の内層基板1
に直径6mmの第1の孔1aをあけ、第1の孔1aと1
5mmのピッチで直径6mmの第2の孔1bと第3の孔
1c,第4の孔1dをあけ、1層目の内層基板1の第1
の孔1aの直下に外径5.8mmで内径4.8mmのリ
ング形状の銅箔パターンとその銅箔パターンの中央に数
字の「2」を設け2層目の内層基板2に設けた記号6と
する。次に、2層目の内層基板2に1層目の内層基板1
の第2の孔1bと第3の孔1c,第4の孔1dの直下に
同じ孔の大きさで第1の孔2aと第2の孔2b,第3の
孔2cを設け、2層目の内層基板2の第1の孔2aの直
下となる3層目の内層基板3に外径5.8mmで内径
4.8mmのリング形状の銅箔パターンとその銅箔パタ
ーンの中央に数字の「3」を設け3層目の内層基板3に
設けた記号7とする。次に、3層目の内層基板3に2層
目の内層基板2の第2の孔2bと第3の孔2cの直下に
同じ孔の大きさで第1の孔3aと第2の孔3bを設け、
3層目の内層基板3の第1の孔3aの直下となる4層目
の内層基板4に外径5.8mmで内径4.8mmのリン
グ形状の銅箔パターンとその銅箔パターンの中央に数字
の「4」を設け4層目の内層基板4に設けた記号8とす
る。次に、3層目の内層基板3の第2の孔3bの直下に
同じ孔の大きさで第1の孔4aを設け、4層目の内層基
板4の第1の孔4aの直下となる5層目の内層基板5に
外径5.8mmで内径4.8mmのリング形状の銅箔パ
ターンとその銅箔パターンの中央に数字の「5」を設け
5層目の内層基板5に設けた記号9とする。
FIG. 4 is a perspective view showing the structure of a multilayer printed wiring board according to a second embodiment of the present invention. In the second embodiment of the present invention, as shown in FIG.
A first hole 1a having a diameter of 6 mm is formed in the first hole 1a.
A second hole 1b, a third hole 1c, and a fourth hole 1d having a diameter of 6 mm are formed at a pitch of 5 mm.
A ring-shaped copper foil pattern having an outer diameter of 5.8 mm and an inner diameter of 4.8 mm immediately below the hole 1a of FIG. And Next, the first inner layer substrate 1 is placed on the second inner layer substrate 2.
The first hole 2a, the second hole 2b, and the third hole 2c having the same hole size are provided immediately below the second hole 1b, the third hole 1c, and the fourth hole 1d. And a ring-shaped copper foil pattern having an outer diameter of 5.8 mm and an inner diameter of 4.8 mm, and a numeral “C” in the center of the copper foil pattern on the third inner layer substrate 3 immediately below the first hole 2 a of the inner layer substrate 2. 3 "and the symbol 7 provided on the third inner layer substrate 3. Next, the first hole 3a and the second hole 3b are formed in the third inner layer substrate 3 immediately below the second hole 2b and the third hole 2c of the second inner layer substrate 2 with the same hole size. Is established,
A ring-shaped copper foil pattern having an outer diameter of 5.8 mm and an inner diameter of 4.8 mm and a center of the copper foil pattern are formed on a fourth inner substrate 4 immediately below the first hole 3 a of the third inner substrate 3. A numeral “4” is provided and the symbol 8 is provided on the fourth inner layer substrate 4. Next, a first hole 4a having the same hole size is provided immediately below the second hole 3b of the third-layer inner substrate 3 to be directly below the first hole 4a of the fourth-layer inner substrate 4. A ring-shaped copper foil pattern having an outer diameter of 5.8 mm and an inner diameter of 4.8 mm was provided on the fifth inner layer substrate 5, and a numeral “5” was provided at the center of the copper foil pattern to provide the fifth inner layer substrate 5. The symbol is 9.

【0014】次に、5層目の内層基板5の裏面側から見
た状態で説明する。5層目の内層基板5の裏面の1層目
の内層基板1の第1の孔1aと反対側から直径6mmの
第1の孔10aをあけ、第1の孔10aと15mmのピ
ッチで第2の孔10bと第3の孔10c,第4の孔10
dをあけておく。ただし、第4の孔10dは5層目の内
層基板5に設けた記号9の中心より15mm以上離して
設け、5層目の内層基板5の第1の孔10aの真上とな
る4層目の内層基板4に外径5.8mmで内径4.8m
mのリング形状の銅箔パターンとその銅箔パターンの中
央に数字の「2」を設け4層目の内層基板4に設けた裏
面の記号14とする。次に、4層目の内層基板4に5層
目の内層基板5の第2の孔10bと第3の孔10c,第
4の孔10dの真上に同じ孔の大きさで第1の孔11a
と第2の孔11b,第3の孔11cを設け、4層目の内
層基板4の第1の孔11aの真上となる3層目の内層基
板3に外径5.8mmで内径4.8mmのリング形状の
銅箔パターンとその銅箔パターンの中央に数字の「3」
を設け3層目の内層基板3に設けた裏面の記号15とす
る。次に、3層目の内層基板3に4層目の内層基板4の
第2の孔11bと第3の孔11cの真上に同じ孔の大き
さで第1の孔12aと第2の孔12bを設け、3層目の
内層基板3の第1の孔12aの真上となる2層目の内層
基板2に外径5.8mmで内径4.8mmのリング形状
の銅箔パターンとその銅箔パターンの中央に数字の
「4」を設け2層目の内層基板2に設けた裏面の記号1
6とする。次に、2層目の内層基板2に3層目の内層基
板3の第2の孔12bの真上に同じ大きさで孔13aを
設け、2層目の内層基板2の孔13aの真上となる1層
目の内層基板1に外径5.8mmで内径4.8mmのリ
ング形状の銅箔パターンとその銅箔パターンの中央に数
字の「5」を設け1層目の内層基板1に設けた裏面の記
号17とする。
Next, a description will be given of a state when viewed from the back side of the fifth inner layer substrate 5. A first hole 10a having a diameter of 6 mm is formed from a side opposite to the first hole 1a of the first inner layer substrate 1 on the back surface of the fifth inner layer substrate 5, and a second hole is formed at a pitch of 15 mm with the first hole 10a. Hole 10b, third hole 10c, and fourth hole 10
Leave d open. However, the fourth hole 10d is provided at a distance of at least 15 mm from the center of the symbol 9 provided on the fifth inner layer substrate 5, and the fourth hole 10d just above the first hole 10a of the fifth inner layer substrate 5 is provided. 5.8 mm outside diameter and 4.8 m inside diameter on the inner layer substrate 4
The ring-shaped copper foil pattern of m and the numeral “2” in the center of the copper foil pattern are provided as a symbol 14 on the back surface provided on the fourth inner layer substrate 4. Next, the first hole having the same hole size is placed in the fourth inner layer substrate 4 immediately above the second hole 10b, the third hole 10c, and the fourth hole 10d of the fifth inner layer substrate 5. 11a
And a second hole 11b and a third hole 11c are provided in the third inner substrate 3, which is located directly above the first hole 11a of the fourth inner substrate 4, and has an outer diameter of 5.8 mm and an inner diameter of 4.0 mm. 8mm ring-shaped copper foil pattern and the number "3" in the center of the copper foil pattern
And the symbol 15 on the back surface provided on the third inner layer substrate 3. Next, the first hole 12a and the second hole 12a of the same size are placed in the third inner layer substrate 3 immediately above the second hole 11b and the third hole 11c of the fourth inner layer substrate 4 of the fourth layer. 12b, a ring-shaped copper foil pattern having an outer diameter of 5.8 mm and an inner diameter of 4.8 mm is formed on the second inner substrate 2 directly above the first hole 12a of the third inner substrate 3 and its copper. The number 1 on the back surface provided on the second inner layer substrate 2 with the numeral “4” provided in the center of the foil pattern
6 is assumed. Next, a hole 13a of the same size is provided in the second inner layer substrate 2 directly above the second hole 12b of the third inner layer substrate 3, and directly above the hole 13a of the second inner layer substrate 2. A ring-shaped copper foil pattern having an outer diameter of 5.8 mm and an inner diameter of 4.8 mm and a numeral “5” at the center of the copper foil pattern are provided on the first inner substrate 1. The symbol 17 is provided on the back surface.

【0015】図5(a),(b)は図4の内層基板層構
成後の平面図及び底面図である。以上の内層基板の層構
成により、図5(a)に示すように、1層目の内層基板
1の第1の孔1aから2層目の内層基板2に設けた記号
6を、第2の孔1bから3層目の内層基板3に設けた記
号7を、第3の孔1cから4層目の内層基板4に設けた
記号8を、第4の孔1dから5層目の内層基板5に設け
た記号9を観察することができる。また、1層目の内層
基板1の孔1a,1b,1c,1dと、記号6,7,
8,9の銅箔パターンは大きさに0.2mmの違いを設
けてあり、孔縁と銅箔パターンの外径とは相互位置の関
係に0.1mmの間隔を持たせて区別しやすくしてい
る。
FIGS. 5A and 5B are a plan view and a bottom view, respectively, after the structure of the inner substrate layer shown in FIG. With the above-described layer structure of the inner layer substrate, as shown in FIG. 5A, the symbol 6 provided in the second layer inner substrate 2 from the first hole 1a of the first layer inner substrate 1 is changed to the second layer. The symbol 7 provided on the third inner layer substrate 3 from the hole 1b, the symbol 8 provided on the fourth inner layer substrate 4 from the third hole 1c, and the fifth inner layer substrate 5 from the fourth hole 1d. Can be observed. The holes 1a, 1b, 1c, 1d of the first inner layer substrate 1 and the symbols 6, 7,.
The copper foil patterns 8 and 9 have a difference of 0.2 mm in size, and the edge of the hole and the outer diameter of the copper foil pattern are spaced 0.1 mm apart from each other so that they can be easily distinguished. ing.

【0016】同様に図5(b)に示すように、5層目の
内層基板5の第1の孔10aから4層目の内層基板4に
設けた裏面の記号14を、第2の孔10bから3層目の
内層基板3に設けた裏面の記号15を、第3の孔10c
から2層目の内層基板2に設けた裏面の記号16を、第
4の孔10dから1層目の内層基板に設けた裏面の記号
17を観察することができる。また、5層面の内層基板
の孔10a,10b,10c,10dと裏面の記号1
4,15,16,17の銅箔パターンは大きさに0.2
mmの違いを設けてあり孔縁と銅箔パターンの外径とは
相互位置の関係に0.1mmの間隔を持たせて区別しや
すくしている。
Similarly, as shown in FIG. 5B, the symbol 14 on the back surface provided on the fourth inner layer substrate 4 from the first hole 10a of the fifth inner layer substrate 5 is changed to the second hole 10b. The symbol 15 on the back surface provided on the inner layer substrate 3 of the third layer from the third hole 10c
From the fourth hole 10d, the symbol 16 on the back surface provided on the second inner layer substrate 2 and the symbol 17 on the back surface provided on the first inner layer substrate can be observed. The holes 10a, 10b, 10c, 10d of the inner layer substrate having five layers and the symbol 1
4,15,16,17 copper foil pattern is 0.2 in size
A difference of 0.1 mm is provided, and the edge of the hole and the outer diameter of the copper foil pattern are easily distinguished from each other by a 0.1 mm interval in the mutual positional relationship.

【0017】図6(a),(b)は本発明の第2の実施
例の誤積層の一例を説明する平面図及び底面図、図7
(a),(b)は本発明の第2の実施例の誤積層の他の
例を説明する平面図及び底面図である。図6(a),
(b)及び図7(a),(b)に示すように、第2の実
施例は層構成を確認するしくみを1層目の内層基板1側
と5層目の内層基板5側の表裏両面に持つ構成を有する
のでどちら側からでも層構成を確認することができ、2
層目の内層基板2が3層目の内層基板3と4層目の内層
基板4の間に誤挿入した誤りと、3層目の内層基板3が
4層目の内層基板4と5層目の内の間に誤挿入した誤り
をどちら側からでも簡単明瞭に判定できる。本実施例で
は表裏両面で孔と記号を同一径,同一ピッチで対象に配
置した例について説明したが異る径,異るピッチで非対
象に配置してもよい。
FIGS. 6 (a) and 6 (b) are a plan view and a bottom view for explaining an example of erroneous lamination according to the second embodiment of the present invention.
(A), (b) is a plan view and a bottom view for explaining another example of misstacking of the second embodiment of the present invention. FIG. 6 (a),
As shown in FIG. 7 (b) and FIGS. 7 (a) and 7 (b), in the second embodiment, the mechanism for confirming the layer structure is different from the front and back sides of the first inner substrate 1 side and the fifth inner substrate 5 side. Since it has a structure with both sides, the layer structure can be confirmed from either side,
The error that the inner substrate 2 of the third layer is erroneously inserted between the inner substrate 3 of the third layer and the inner substrate 4 of the fourth layer, and that the inner substrate 3 of the third layer is the inner substrate 4 of the fourth layer and the fifth inner layer Errors inserted between the two can be easily and clearly determined from either side. In this embodiment, an example has been described in which holes and symbols are arranged symmetrically at the same diameter and the same pitch on both front and back surfaces, but they may be arranged asymmetrically at different diameters and different pitches.

【0018】図8は本発明の第3の実施例の多層プリン
ト配線板の構成を示す斜視図である。本発明の第3の実
施例は、図8に示すように、まず、1層目の内層基板1
に直径6mmの第1の孔1aをあけ第1の孔1aと20
mmのピッチで第2の孔1bをあける。次の第2の孔1
bと第3の孔1cのピッチ,第3の孔1cと第4の孔1
dのピッチは第1の孔1aと第2の孔1bのピッチとは
異なる15mmのピッチで孔をあけ、1層目の内層基板
1の第1の孔1aの直下に外径5.8mmで内径4.8
mmのリング形状の銅箔パターンとその銅箔パターンの
中央に数字の「2」を設け2層目の内層基板2に設けた
記号6とする。次に、2層目の内層基板2に1層目の内
層基板1の第2の孔1bと第3の孔1c,第4の孔1d
の直下に同じ孔の大きさで第1の孔2aと第2の孔2
b,第3の孔2cを設け、2層目の内層基板2の第1の
孔2aの直下となる3層目の内層基板3に外径5.8m
mで内径4.8mmのリング形状の銅箔パターンとその
銅箔パターンの中央に数字の「3」を設け3層目の内層
基板3に設けた記号7とする。次に、3層目の内層基板
3に2層目の内層基板2の第2の孔2bと第3の孔2c
の直下に同じ孔の大きさで第1の孔3aと第2の孔3b
を設け、3層目の内層基板3の第1の孔3aの直下とな
る4層目の内層基板4に外径5.8mmで内径4.8m
mのリング形状の銅箔パターンとその銅箔パターンの中
央に数字の「4」を設け4層目の内層基板4に設けた記
号8とする。次に、4層目の内層基板4に3層目の内層
基板3の第2の孔3bの直下に同じ大きさで第1の孔4
aを設け、4層目の内層基板4の第1の孔4aの直下と
なる5層目の内層基板5に外径5.8mmで内径4.8
mmのリング形状の銅箔パターンとその銅箔パターンの
中央に数字の「5」を設け5層目の内層基板5に設けた
記号9とする。
FIG. 8 is a perspective view showing the structure of a multilayer printed wiring board according to a third embodiment of the present invention. In the third embodiment of the present invention, as shown in FIG.
A first hole 1a having a diameter of 6 mm is formed in the first holes 1a and 20a.
The second holes 1b are made at a pitch of mm. Next second hole 1
b and the pitch between the third hole 1c and the third hole 1c and the fourth hole 1c.
The pitch of d is different from the pitch of the first hole 1a and the pitch of the second hole 1b. Holes are formed at a pitch of 15 mm and an outer diameter of 5.8 mm is provided immediately below the first hole 1a of the first inner layer substrate 1. 4.8 inside diameter
A ring-shaped copper foil pattern of mm and a numeral “2” in the center of the copper foil pattern are provided as symbols 6 provided on the second-layer inner layer substrate 2. Next, the second hole 1b, the third hole 1c, and the fourth hole 1d of the first inner substrate 1 are formed in the second inner substrate 2.
The first hole 2a and the second hole 2 having the same hole size
b, a third hole 2c is provided, and an outer diameter of 5.8 m is formed in the third inner layer substrate 3 directly below the first hole 2a of the second inner layer substrate 2.
A ring-shaped copper foil pattern having a diameter of 4.8 mm and an inner diameter of 4.8 mm, and a numeral “3” provided at the center of the copper foil pattern is designated as a symbol 7 provided on the third inner layer substrate 3. Next, the second hole 2b and the third hole 2c of the second inner layer substrate 2 are formed in the third inner layer substrate 3.
The first hole 3a and the second hole 3b having the same hole size just below
Is provided on the fourth inner layer substrate 4 directly below the first hole 3a of the third inner layer substrate 3 with an outer diameter of 5.8 mm and an inner diameter of 4.8 m.
A ring-shaped copper foil pattern of m and a numeral “4” in the center of the copper foil pattern are provided as a symbol 8 provided on the fourth inner layer substrate 4. Next, the first hole 4 having the same size and directly under the second hole 3 b of the third inner layer substrate 3 is formed in the fourth inner layer substrate 4.
a, an outer diameter of 5.8 mm and an inner diameter of 4.8 are provided in the fifth inner substrate 5 immediately below the first hole 4 a of the fourth inner substrate 4.
The ring-shaped copper foil pattern of mm and the numeral “5” in the center of the copper foil pattern are provided as a symbol 9 provided on the fifth inner layer substrate 5.

【0019】図9は図8の内層基板層構成後の平面図で
ある。以上の内層基板の層構成により、図9に示すよう
に、1層目の内層基板1の第1の孔1aから2層目の内
層基板2に設けた記号6を、第2の孔1bから3層目の
内層基板3に設けた記号7を、第3の孔1cから4層目
の内層基板4に設けた記号8を、第4の孔1dから5層
目の内層基板5に設けた記号9を観察することができ
る。かつ、1層目の内層基板1の孔1a,1b,1c,
1dと、記号6,7,8,9の銅箔パターンは、大きさ
に0.2mmの違いを設けてあり、孔縁と銅箔パターン
の外径とは相互位置の関係に0.1mmの間隔を持たせ
て区別しやすくしている。また、第1の孔1aから見え
る記号6と第2の孔1bから見える記号7のピッチと他
の第2の孔1bから見える記号7と第3の孔1cから見
える記号8、第3の孔1cから見える記号8と第4の孔
1dから見える記号9のピッチには意図的な差異を設け
たので各内層基板1〜5が正しく層構成されたことと位
置ずれのないことが明瞭に評価することができる。
FIG. 9 is a plan view after the formation of the inner substrate layer of FIG. According to the above-described layer structure of the inner layer substrate, as shown in FIG. 9, the symbol 6 provided from the first hole 1a of the first layer inner substrate 1 to the second layer inner substrate 2 is changed from the second hole 1b to the second hole 1b. The symbol 7 provided on the third inner substrate 3 from the third hole 1c, the symbol 8 provided on the fourth inner substrate 4 from the third hole 1c was provided on the fifth inner substrate 5 from the fourth hole 1d. Symbol 9 can be observed. In addition, the holes 1a, 1b, 1c,
1d and the copper foil patterns of symbols 6, 7, 8, and 9 are provided with a difference of 0.2 mm in the size, and the hole edge and the outer diameter of the copper foil pattern are 0.1 mm in relation to each other. Spacing is provided to make it easier to distinguish. Further, the pitch of the symbol 6 seen from the first hole 1a and the symbol 7 seen from the second hole 1b, the symbol 7 seen from the other second hole 1b, the symbol 8 seen from the third hole 1c, and the third hole Since the pitch between the symbol 8 viewed from 1c and the symbol 9 viewed from the fourth hole 1d is intentionally different, it is clearly evaluated that each of the inner layer substrates 1 to 5 has a correct layer structure and no displacement. can do.

【0020】図10(a)〜(c)は本発明の第3の実
施例の誤積層の例を説明する平面図、図11は本発明の
第3の実施例の別品名の内層基板の混入の例を説明する
平面図である。図8の第3の実施例の内層基板1〜5の
順序が誤った例は、図10(a)〜(c)に示すよう
に、図3(a)〜(c)に示す第1の実施例と同様積層
前の構成段階で、簡単明解に判定することができる。
FIGS. 10 (a) to 10 (c) are plan views for explaining an example of erroneous lamination of the third embodiment of the present invention. FIG. 11 is a plan view of an inner layer substrate having a different product name according to the third embodiment of the present invention. It is a top view explaining the example of mixing. In the case where the order of the inner substrates 1 to 5 in the third embodiment of FIG. 8 is incorrect, as shown in FIGS. 10 (a) to 10 (c), the first substrates shown in FIGS. As in the embodiment, the determination can be made simply and clearly at the configuration stage before lamination.

【0021】一方、図11に示すように、例えば、第1
の実施例の2層目の内層基板2が本実施例の内層基板に
紛れ込んだときでも内層基板面上の記号7,8,9と記
号7,8,9上の孔1b,1c,1dのずれにより容易
に誤りを判定できる。すなわち異る設計の製品単位にこ
の第3の実施例の原理をとり入れれば、別品名の内層基
板を使用してしまったという誤りをも防ぐことができ
る。この実施例では、各孔と各記号の配置を1次元の例
としたが2次元的に応用することもできるし、また本実
施例は記号を表裏両面に配置した第2の実施例にも適用
できる。
On the other hand, as shown in FIG.
Even when the second inner layer substrate 2 of the embodiment of the present invention is inserted into the inner layer substrate of the present embodiment, the symbols 7, 8, 9 on the inner layer substrate surface and the holes 1b, 1c, 1d on the symbols 7, 8, 9 are formed. An error can be easily determined by the deviation. That is, if the principle of the third embodiment is applied to a product unit of a different design, it is possible to prevent an error that an inner layer substrate having a different product name is used. In this embodiment, the arrangement of each hole and each symbol is a one-dimensional example. However, the present invention can be applied two-dimensionally. This embodiment is also applicable to the second embodiment in which the symbols are arranged on both sides. Applicable.

【0022】図12は本発明の参考例の多層プリント配
線板の構成を示す斜視図である。本参考例は、図12に
示すように、まず、1層目の内層基板1に直径6mmの
第1の孔1aをあけ、第の孔1aと15mmのピッチ
で第2の孔1bと第3の孔1c,第4の孔1dをあけ、
1層目の内層基板1の第1の孔1aの直下の2層目の内
層基板2に外径5.8mmで内径4.8mmのリング形
状の銅箔パターンとその銅箔パターンの中央に数字の
「2」を設け2層目の内層基板2に設けた記号6とす
る。次に、2層目の内層基板2に1層目の内層基板1の
第2の孔1bと第3の孔1c,第4の孔1dの直下に大
きさ5.8mmの第1の孔2aと第2の孔2b,第3の
孔2cを同心円となるように設け、2層目の内層基板2
の第の孔2aの直下となる3層目の内層基板3に外径
5.6mmで内径4.6mmのリング形状の銅箔パター
ンとその銅箔パターンの中央に数字の「3」を同心円と
なるように設け、3層目の内層基板3に設けた記号7と
する。次に、3層目の内層基板3に2層目の内層基板2
の第2の孔2bと第3の孔2cの直下に大きさ5.6m
mの第1の孔3aと第2の孔3bを同心円となるように
設け、3層目の内層基板3の第1の孔3aの直下となる
4層目の内層基板4に外径5.4mmで内径4.4mm
のリング形状の銅泊パターンとその銅箔パターンの中央
に数字の「4」を同心円となるように設け4層目の内層
基板4に設けた記号8とする。次に、4層目の内層基板
4に3層目の内層基板3の第2の孔3bの直下に大きさ
5.4mmで第1の孔4aを同心円となるように設け、
4層目の内層基板4の第1の孔4aの直下となる5層目
の内層基板5に外径5.2mmで内径4.2mmのリン
グ形状の銅箔パターンとその銅箔パターンの中央に数字
の「5」を同心円となるように設け、5層目の内層基板
5に設けた記号9とする。
FIG. 12 is a perspective view showing the structure of a multilayer printed wiring board according to a reference example of the present invention. In the present reference example , as shown in FIG. 12, first, a first hole 1a having a diameter of 6 mm is formed in the first inner layer substrate 1, and the second hole 1b is formed at a pitch of 15 mm with the first hole 1a. A third hole 1c and a fourth hole 1d,
A ring-shaped copper foil pattern having an outer diameter of 5.8 mm and an inner diameter of 4.8 mm and a number in the center of the copper foil pattern are formed on the second inner substrate 2 immediately below the first hole 1 a of the first inner substrate 1. "2" is provided and the symbol 6 is provided on the second inner layer substrate 2. Next, a first hole 2a having a size of 5.8 mm is formed in the second inner layer substrate 2 directly below the second hole 1b, the third hole 1c, and the fourth hole 1d of the first inner layer substrate 1. And the second hole 2b and the third hole 2c are formed concentrically, and the second inner layer substrate 2 is formed.
And a ring-shaped copper foil pattern having an outer diameter of 5.6 mm and an inner diameter of 4.6 mm on the third inner layer substrate 3 immediately below the second hole 2a, and the numeral "3" in the center of the copper foil pattern as a concentric circle. The symbol 7 is provided on the third inner layer substrate 3. Next, the second inner layer substrate 2 is attached to the third inner layer substrate 3.
5.6 m directly below the second hole 2b and the third hole 2c
The first hole 3a and the second hole 3b are formed concentrically so that the outer diameter of the first hole 3a and the second hole 3b of the fourth inner layer substrate 4 directly below the first hole 3a of the third inner layer substrate 3 is 5. 4.4mm inside diameter at 4mm
In the center of the ring-shaped copper foil pattern and the copper foil pattern, the numeral "4" is provided concentrically and is a symbol 8 provided on the fourth inner layer substrate 4. Next, a first hole 4a having a size of 5.4 mm and a concentric circle is provided in the fourth inner substrate 4 immediately below the second hole 3b of the third inner substrate 3,
A ring-shaped copper foil pattern having an outer diameter of 5.2 mm and an inner diameter of 4.2 mm and a center of the copper foil pattern are formed on a fifth inner substrate 5 directly below the first hole 4 a of the fourth inner substrate 4. The numeral “5” is provided so as to form a concentric circle, and the symbol “9” is provided on the fifth inner layer substrate 5.

【0023】図13は図12の内層基板層構成後の平面
図である。以上の内層基板の層構成により、図13に示
すように1層目の内層基板1の第1の孔1aから2層目
の内層基板2に設けた記号6を、第2の孔1bから3層
目の内層基板3に設けた記号7を、第3の孔1cから4
層目の内層基板4に設けた記号8を、第4の孔1dから
5層目の内層基板5に設けた記号9を観察することがで
きる。1層目の内層基板1の第1の孔1aと記号6,2
層目の内層基板2の第1の孔2aと記号7,3層目の内
層基板3の第1の孔3aと記号8,4層目の内層基板4
の第1の孔4aと記号9の銅箔パターンは、大きさに
0.2mmの違いを設けてあり、孔縁とパターンの外径
とは、相互位置の関係に0.1mmの間隔を持たせて区
別しやすくしている。上下に隣接する1層目の内層基板
1の第2の孔1bと2層目の内層基板2の第1の孔2
a,1層目の内層基板1の第3の孔1cと2層目の内層
基板2の第2の孔2bと3層目の内層基板3の第3の孔
3a,1層目の内層基板1の第4の孔1dと2層目の内
層基板2の第3の孔2cと3層目の内層基板3の第2の
孔3bと4層目の内層基板4の第1の孔4aは大きさに
0.2mmの違いを設けてあり、孔縁と孔縁は相互位置
の関係に0.1mmの間隔を持たせて区別しやすくして
いる。一方、1層目の内層基板1の第1の孔1aと記号
6,2層目の内層基板2の第1の孔2aと記号7,3層
目の内層基板3の第1の孔3aと記号8,4層目の内層
基板4の第1の孔4aと記号9は大きさに0.2mmの
違いを設けてあり、孔縁と銅箔パターンの外径とは、相
互位置の関係に0.1mmの間隔を持たせて区別しやす
くしている。これらは構成する各内層基板の孔と記号の
大きさに層構成の順序に応じて0.2mmの秩序だてた
差を設けたことになる。つまり、各内層基板の位置合わ
せ状態が一覧できる。例えば、大きさの差を孔縁または
記号の外径に均等に振り分けると0.1mmとなる。こ
こで1層目の内層基板から記号を観察する階段状の同心
円が見られる。そこで、この同心円の中心に偏りが無け
れば、内層基板相互の位置関係は正しいと判断できる。
FIG. 13 is a plan view after the inner substrate layer structure of FIG. 12 is formed. According to the above-described layer structure of the inner layer substrate, as shown in FIG. 13, the symbol 6 provided in the first layer 1a of the first layer inner substrate 1 in the second layer 2 is replaced with the symbol 6 in the second hole 1b. The symbol 7 provided on the inner layer substrate 3 of the layer is changed from the third hole 1c to 4
The symbol 8 provided on the inner substrate 4 of the layer and the symbol 9 provided on the inner substrate 5 of the fifth layer from the fourth hole 1d can be observed. The first hole 1a of the inner substrate 1 of the first layer and symbols 6 and 2
The first hole 2a of the inner substrate 2 of the layer and the symbol 7, the first hole 3a of the inner substrate 3 of the third layer and the symbol 8 and the inner substrate 4 of the fourth layer
The first hole 4a and the copper foil pattern of symbol 9 have a difference of 0.2 mm in size, and the hole edge and the outer diameter of the pattern have an interval of 0.1 mm in relation to each other. To make it easier to distinguish. The second hole 1b of the first inner layer substrate 1 vertically adjacent to the first hole 2b of the second inner layer substrate 2
a, the third hole 1c of the first inner layer substrate 1, the second hole 2b of the second inner layer substrate 2, the third hole 3a of the third inner layer substrate 3, the first inner layer substrate The first hole 1 d, the third hole 2 c of the second inner substrate 2, the second hole 3 b of the third inner substrate 3, and the first hole 4 a of the fourth inner substrate 4 are: The size is provided with a difference of 0.2 mm, and the hole edge and the hole edge are spaced apart by 0.1 mm in relation to each other so as to be easily distinguished. On the other hand, the first hole 1a of the first-layer inner layer substrate 1, the first hole 2a of the symbol 6 and the second hole 2a of the second layer inner substrate 2, and the first hole 3a of the symbol 7 and the third layer inner substrate 3 The first hole 4a of the inner layer substrate 4 of the eighth and fourth layers and the symbol 9 are provided with a difference of 0.2 mm in size, and the hole edge and the outer diameter of the copper foil pattern are different from each other in the positional relationship. An interval of 0.1 mm is provided for easy distinction. In other words, the sizes of the holes and the symbols of the respective inner-layer substrates are 0.2 mm in order depending on the order of the layer structure. That is, the alignment state of each inner layer substrate can be viewed . For example, a 0.1mm when equally distributes the difference in size to the outside diameter of the hole edge or symbols. Here, a step-like concentric circle for observing the symbol from the first inner layer substrate can be seen. Therefore, if there is no deviation in the center of the concentric circle, it can be determined that the positional relationship between the inner substrates is correct.

【0024】図14(a)〜(c)は上記参考例の誤積
層の例を説明する平面図である。図12の本発明の参考
の内層基板1〜5の順序が誤った例は、図14(a)
〜(c)に示すように、図3(a)〜(c)に示す本発
明の第1の実施例と同様積層前の構成段階で簡単明解に
判定することができる。
FIGS. 14A to 14C are plan views for explaining examples of erroneous lamination of the reference example . Reference of FIG. 12 of the present invention
Examples of order wrong inner substrate 1-5 example, FIG. 14 (a)
As shown in FIGS. 3A to 3C, the present invention shown in FIGS.
As in the first embodiment, the determination can be made simply and clearly at the configuration stage before lamination.

【0025】[0025]

【発明の効果】以上説明したように本発明は1層目の内
層基板に複数の孔と、2層目以降の内層基板の1層目の
内層基板の孔の直下に記号と孔を設け位置関係を組み合
わせ、記号を孔を透して観察することにより、積層前の
層構成段階で正しく層構成されたことを明瞭に評価する
ことができ、異なる製品の内層基板が混入したことも判
定でき、また同心円の中心に偏りを観察することによっ
て内層基板相互の位置関係を正しく組み合わせ積層不良
を完全に排除し製造歩留りと信頼性を向上できる効果が
ある。
As described above, according to the present invention, a plurality of holes are provided in the first inner layer substrate, and symbols and holes are provided immediately below the holes in the first inner layer substrate of the second and subsequent inner layer substrates. By combining the relationships and observing the symbols through the holes, it is possible to clearly evaluate that the layers were correctly formed at the layer formation stage before lamination, and also to judge that the inner layer substrates of different products were mixed. Further, by observing the deviation in the center of the concentric circle, the positional relationship between the inner layer substrates can be correctly combined to completely eliminate the lamination failure, thereby improving the production yield and the reliability.

【0026】一方、製造方法としては、孔はスルーホー
ル形成や回路形成時の位置合わせ用、さらには内層積層
時のガイドホールなどの孔あけ工程で設けることがで
き、記号は内層基板を形成する工程において同時に形成
し得るものであり、特に新規の工程を必要とせず安価に
提供できる効果がある。
On the other hand, as a manufacturing method, holes can be provided in a through hole forming step for forming a through hole or a circuit, or in a hole forming step such as a guide hole in laminating an inner layer. It can be formed at the same time in the process, and has an effect that it can be provided at low cost without particularly requiring a new process.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第1の実施例の多層プリント配線板の
構成を示す斜視図である。
FIG. 1 is a perspective view showing a configuration of a multilayer printed wiring board according to a first embodiment of the present invention.

【図2】図1の内層基板層構成後の平面図である。FIG. 2 is a plan view after the configuration of an inner substrate layer of FIG. 1;

【図3】(a)〜(c)は本発明の第1の実施例の誤積
層の例を説明する平面図である。
FIGS. 3A to 3C are plan views illustrating examples of erroneous lamination according to the first embodiment of the present invention.

【図4】本発明の第2の実施例の多層プリント配線板の
構成を示す斜視図である。
FIG. 4 is a perspective view showing a configuration of a multilayer printed wiring board according to a second embodiment of the present invention.

【図5】(a),(b)は図4の内層基板層構成後の平
面図及び底面図である。
5 (a) and 5 (b) are a plan view and a bottom view after the configuration of the inner substrate layer of FIG. 4;

【図6】(a),(b)は本発明の第2の実施例の誤積
層の一例を説明する平面図及び底面図である。
FIGS. 6 (a) and 6 (b) are a plan view and a bottom view illustrating an example of erroneous lamination according to the second embodiment of the present invention.

【図7】(a),(b)は本発明の第2の実施例の誤積
層の他の例を説明する平面図及び底面図である。
FIGS. 7A and 7B are a plan view and a bottom view for explaining another example of the erroneous lamination according to the second embodiment of the present invention.

【図8】本発明の第3の実施例の多層プリント配線板の
構成を示す斜視図である。
FIG. 8 is a perspective view showing a configuration of a multilayer printed wiring board according to a third embodiment of the present invention.

【図9】図8の内層基板層構成後の平面図である。FIG. 9 is a plan view after the configuration of the inner substrate layer of FIG. 8;

【図10】(a)〜(c)は本発明の第3の実施例の誤
積層の例を説明する平面図である。
FIGS. 10A to 10C are plan views illustrating examples of erroneous lamination according to the third embodiment of the present invention.

【図11】本発明の第3の実施例の別品名の内層基板の
混入の例を説明する平面図である。
FIG. 11 is a plan view illustrating an example of mixing of an inner layer substrate with a different product name according to the third embodiment of the present invention.

【図12】本発明の参考例の多層プリント配線板の構成
を示す斜視図である。
FIG. 12 is a perspective view illustrating a configuration of a multilayer printed wiring board according to a reference example of the present invention.

【図13】図12の内層基板層構成後の平面図である。FIG. 13 is a plan view after the configuration of the inner substrate layer of FIG. 12;

【図14】(a)〜(c)は本発明の参考例の誤積層の
例を説明する平面図である。
FIGS. 14A to 14C are plan views illustrating examples of erroneous lamination of a reference example of the present invention.

【図15】従来の多層プリント配線板の構成の一例を説
明する内層基板の平面図である。
FIG. 15 is a plan view of an inner layer substrate for explaining an example of a configuration of a conventional multilayer printed wiring board.

【符号の説明】[Explanation of symbols]

1,2,3,4,5,18,19,20,21 内層
基板 1a,1b,1c,1d,2a,2b,2c,3a,3
b,4a,10a,10b,10c,10d,11a,
11b,11c,12a,12b,13a孔 6,7,8,9 記号 14,15,16,17 裏面の記号 18a,19a,20a 異形部
1,2,3,4,5,18,19,20,21 Inner layer substrate 1a, 1b, 1c, 1d, 2a, 2b, 2c, 3a, 3
b, 4a, 10a, 10b, 10c, 10d, 11a,
Holes 11b, 11c, 12a, 12b, 13a Symbols 6, 7, 8, 9 Symbols 14, 15, 16, 17 Symbols on back side 18a, 19a, 20a Irregular part

Claims (5)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 少くとも順次配置された下記の内層基板
を有することを特徴とする多層プリント配線板。 (a)第1の位置に配置された第1の貫通孔と、第2の
位置に配置された第2の貫通孔と、第3の位置に配置さ
れた第3の貫通孔とを有する1層目の内層基板 (b)この1層目の内層基板の直下に配置され、前記第
1の貫通孔によって露出するリング状表示部となる第1
の記号と、前記第2の貫通孔と前記第3の貫通孔の直下
に配置された第の貫通孔と第の貫通孔とを有する2
層目の内層基板 (c)この2層目の内層基板の直下に配置され前記第
の貫通孔と前記2層目の内層基板の第の貫通孔とによ
って露出するリング状表示部となる第2の記号と、前記
2層目の内層基板の第の貫通孔の直下に配置された第
の貫通孔とを有する3層目の内層基板
1. A multilayer printed wiring board comprising at least one of the following inner layer substrates arranged sequentially. (A) 1 having a first through-hole arranged at a first position, a second through-hole arranged at a second position, and a third through-hole arranged at a third position (B) a first inner layer substrate which is disposed immediately below the first inner layer substrate and is a ring- shaped display portion exposed by the first through hole;
And a fourth through-hole and a fifth through-hole disposed immediately below the second through-hole and the third through-hole.
Layer first inner substrate (c) is disposed immediately below the inner substrate of the second layer before Symbol second
And a second symbol serving as a ring- shaped display portion exposed by the through-hole and the fourth through-hole of the second-layer inner-layer substrate, and disposed immediately below the fifth through-hole of the second-layer inner-layer substrate. The first
Third inner layer substrate having six through holes
【請求項2】 前記各内層基板の各貫通孔が同一径,
同一ピッチで配置され、前記貫通孔と前記記号が同心円
を形成するように配置され、かつその同心円の外側直径
が前記貫通孔の直径よりも小さく形成された請求項1記
載の多層プリント配線板。
Wherein said through holes are the same diameter of the inner layer board,
Are arranged at the same pitch, the through holes and the symbols are arranged so as to form a concentric circle , and the outer diameter of the concentric circle
The multilayer printed wiring board according to claim 1, wherein is formed smaller than the diameter of the through hole .
【請求項3】 前記各内層基板の各貫通孔が同一
で、各内層基板の対応する各貫通孔のピッチが少くとも
1箇所、他の前記各内層基板の対応する各貫通孔のピッ
チと異るように配置され、前記貫通孔と前記記号が同心
円を形成するように配置され、かつその同心円の外側直
径が前記貫通孔の直径よりも小さく形成された請求項1
記載の多層プリント配線板。
In claim 3, wherein each of said through-hole is the same diameter of the inner layer board, the corresponding pitch of the through holes of the corresponding pitch at least one location of the through holes, the other of each inner substrate of each inner substrate
Disposed Ji and yl so, the through-hole and the symbols are arranged to form a concentric, and lateral rectus of the concentric
The diameter of the through hole is smaller than the diameter of the through hole.
The multilayer printed wiring board according to the above.
【請求項4】 前記記号がそれぞれの内層基板の少く
とも片面に形成された請求項2,または3記載の多層プ
リント配線板。
4. The multilayer printed wiring board according to claim 2 , wherein each of the symbols is formed on at least one surface of each inner layer substrate.
【請求項5】 下記の工程を含むことを特徴とする多層
プリント配線板の製造方法。 (a)スルーホールやガイドホールの孔あけと同時に積
される各内層基板の所定の位置に配列される貫通孔を
孔あけする工程 (b)配線パターンを形成すると同時に所定の前記内層
基板の所定の位置に銅箔パターンによる記号を形成する
工程 (c)前記内層基板の前記貫通孔を通して前記銅箔パタ
ーンによる記号が観察できるように前記内層基板を組
み合わせ積層する工程
5. A method for manufacturing a multilayer printed wiring board, comprising the following steps. (A) a step of drilling through holes arranged at predetermined positions on each of the inner layer substrates to be laminated simultaneously with the drilling of through holes and guide holes; and (b) a step of forming a wiring pattern and simultaneously defining predetermined inner layer substrates. Forming a symbol by a copper foil pattern at the position of (c) the copper foil pattern through the through hole of the inner layer substrate
Laminating combining the respective inner layer board so symbols can be observed by over emissions
JP6030664A 1994-02-28 1994-02-28 Multilayer printed wiring board and method of manufacturing the same Expired - Fee Related JP2734367B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6030664A JP2734367B2 (en) 1994-02-28 1994-02-28 Multilayer printed wiring board and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6030664A JP2734367B2 (en) 1994-02-28 1994-02-28 Multilayer printed wiring board and method of manufacturing the same

Publications (2)

Publication Number Publication Date
JPH07240583A JPH07240583A (en) 1995-09-12
JP2734367B2 true JP2734367B2 (en) 1998-03-30

Family

ID=12310015

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6030664A Expired - Fee Related JP2734367B2 (en) 1994-02-28 1994-02-28 Multilayer printed wiring board and method of manufacturing the same

Country Status (1)

Country Link
JP (1) JP2734367B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112714560A (en) * 2021-03-29 2021-04-27 福莱盈电子股份有限公司 Circuit board preparation method for preventing bending area from deviating

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4749271B2 (en) * 2006-08-08 2011-08-17 トッパン・フォームズ株式会社 Collation form and its manufacturing system
JP5357816B2 (en) * 2010-03-31 2013-12-04 日立ビアメカニクス株式会社 Identification mark applying method, printed circuit board drilling machine, and program
JP2012091403A (en) * 2010-10-27 2012-05-17 Hitachi Systems Ltd Printing paper and bookbinding
CN102958291B (en) * 2011-08-23 2015-07-08 北大方正集团有限公司 Printed circuit board and manufacture method thereof
CN107041063B (en) * 2017-06-09 2019-05-03 东莞市威力固电路板设备有限公司 Multilayer PCB processing method and multilayer PCB
CN110392480B (en) * 2018-04-17 2022-01-11 鹏鼎控股(深圳)股份有限公司 Printed circuit board and method for manufacturing the same
CN110708874B (en) * 2019-09-24 2021-06-04 珠海崇达电路技术有限公司 Method for rapidly judging hole deviation of OPE (optical connection edge) of HDI (high Density interconnect) plate
CN115988734A (en) * 2022-12-28 2023-04-18 东莞市五株电子科技有限公司 Circuit board with blind hole and through hole pattern alignment monitoring structure and monitoring method

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5083761A (en) * 1973-11-30 1975-07-07
JPH0341490Y2 (en) * 1985-08-28 1991-08-30
JPH036098A (en) * 1989-06-02 1991-01-11 Hitachi Ltd Mounting structure of wiring board and manufacturing method of wiring board
JP2762130B2 (en) * 1989-09-28 1998-06-04 東芝ケミカル株式会社 Standard drilling method for multilayer laminates
US5010449A (en) * 1990-04-04 1991-04-23 Eastman Kodak Company Multi-layer printed circuit board and a method for assuring assembly in a selected order
JPH0537162A (en) * 1991-07-25 1993-02-12 Mitsubishi Electric Corp Manufacturing multilayer printed wiring board
JPH066047A (en) * 1992-06-16 1994-01-14 Nec Corp Measurement of internal layer misalignment of multilayer printed wiring board
JP3050372U (en) * 1997-12-22 1998-07-14 愼一 譽田 Adhesive seal for original calendar

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112714560A (en) * 2021-03-29 2021-04-27 福莱盈电子股份有限公司 Circuit board preparation method for preventing bending area from deviating

Also Published As

Publication number Publication date
JPH07240583A (en) 1995-09-12

Similar Documents

Publication Publication Date Title
JP2734367B2 (en) Multilayer printed wiring board and method of manufacturing the same
US6091026A (en) Multi-layer printed circuit board with human detectable layer misregistration, and manufacturing method therefor
US5266380A (en) Method and apparatus for visual verification of proper assembly and alignment of layers in a multi-layer printed circuit board
EP0479986B1 (en) A multi-layer printed circuit board and a method for assuring assembly in a selected order
US5528826A (en) Method of constructing high yield, fine line, multilayer printed wiring board panel
JP2000294935A (en) Multilayer board and inspection method for the multilayer board
JP3206635B2 (en) Multilayer printed wiring board
JPH04186798A (en) Multi-layer printed wiring board and checking of inter-layer displacement
JPH0391993A (en) Measuring method for inner layer deviation of multilayer printed wiring board
JP3651539B2 (en) Evaluation method for manufacturing process of multilayer wiring board
JPS60186088A (en) Printed circuit board
JPH07243985A (en) How to check the accuracy of printed wiring boards
JP4737055B2 (en) Multilayer printed wiring board
JPH11354932A (en) Method for manufacturing build-up multilayer wiring board
JPS63155686A (en) Wiring board and manufacture of the same
JPH03179797A (en) Manufacture of multilayer printed board provided with through-hole
JP3063725B2 (en) Printed circuit board with key groove forming mark and method for determining positional deviation of key groove formed on printed circuit board
TWM675394U (en) Double-sided printed circuit board with trace offset check mark
KR20050038238A (en) Printed circuit board wherein a deviation between layers can examined
JPH0661652A (en) Inspection method for multilayer printed wiring board
JPS6268212A (en) Drilling method for multi layer printed substrate
JPH0621657A (en) Checking pattern for layer organization of multilayer print wiring board
JPH04365395A (en) Multi-layer board
JPS59143971A (en) Inspection of printed circuit board
JPH04337696A (en) Manufacture of multilayer board

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19971125

LAPS Cancellation because of no payment of annual fees