JP2739818B2 - Device path monitoring method - Google Patents
Device path monitoring methodInfo
- Publication number
- JP2739818B2 JP2739818B2 JP5337504A JP33750493A JP2739818B2 JP 2739818 B2 JP2739818 B2 JP 2739818B2 JP 5337504 A JP5337504 A JP 5337504A JP 33750493 A JP33750493 A JP 33750493A JP 2739818 B2 JP2739818 B2 JP 2739818B2
- Authority
- JP
- Japan
- Prior art keywords
- monitoring
- section
- bit
- detection
- abnormality
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Time-Division Multiplex Systems (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
- Monitoring And Testing Of Transmission In General (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明は装置内パス監視方式にお
いて、特に信号経路で監視が全く行われない区間を無く
し、信号経路の何処かの区間で障害が発生した時、他の
区間の監視機能を損なうことなく、また信号経路を監視
するための監視回路自身の故障検出も可能な装置内パス
監視方式に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an in-device path monitoring method, in which a section in which monitoring is not performed at all on a signal path is eliminated, and when a failure occurs in any section of a signal path, monitoring of another section is performed. The present invention relates to an in-device path monitoring method capable of detecting a failure of a monitoring circuit itself for monitoring a signal path without impairing a function.
【0002】[0002]
【従来の技術】従来のパス監視方式の構成図を図2に示
す。2. Description of the Related Art FIG. 2 shows a configuration diagram of a conventional path monitoring system.
【0003】図2(a)は各監視区間毎に独自のパス監
視ビットにより監視する方式を示す。監視区間Aでは監
視ビット挿入部11により主信号の空きタイムスロット
に任意の固定ビットを挿入する。監視ビット検出部12
は監視ビット挿入部11で挿入したものと同じ固定ビッ
トにより比較検出し、異常の場合、監視区間Aの信号経
路故障と判定する。監視区間B,Cも監視区間Aと同
様、監視ビット挿入部21,31により固定ビットの挿
入、監視ビット検出部22,32により固定ビットの検
出を行うことで各区間の監視を行っている。FIG. 2A shows a method of monitoring each monitoring section using a unique path monitoring bit. In the monitoring section A, the monitoring bit insertion unit 11 inserts an arbitrary fixed bit into an empty time slot of the main signal. Monitoring bit detector 12
Are compared and detected using the same fixed bits inserted by the monitoring bit insertion unit 11, and if abnormal, the signal path failure in the monitoring section A is determined. Similarly to the monitoring section A, the monitoring sections B and C monitor the respective sections by inserting fixed bits by the monitoring bit insertion units 21 and 31 and detecting fixed bits by the monitoring bit detection units 22 and 32.
【0004】一方、図2(b)は信号経路の開始点で監
視ビットを挿入し、各監視区間の終点で同監視ビットを
検出する方式を示す。On the other hand, FIG. 2B shows a system in which a monitoring bit is inserted at the start of a signal path and the monitoring bit is detected at the end of each monitoring section.
【0005】信号経路の開始点にある監視ビット挿入部
11は主信号の空きタイムスロットに任意の固定ビット
を挿入する。監視区間Aでは監視区間の終点にある監視
ビット検出部12により監視ビット挿入部11で挿入し
たものと同じ固定ビットにより比較検出し、異常の場
合、監視区間Aの信号経路故障と判定する。監視区間
B,Cも監視区間Aと同様、各監視区間終点にある監視
ビット検出部22,32により監視ビット挿入部11で
挿入した固定ビットの検出を行うことで各区間の監視を
行っている。[0005] The monitoring bit insertion unit 11 at the start of the signal path inserts an arbitrary fixed bit into an empty time slot of the main signal. In the monitoring section A, the monitoring bit detecting section 12 at the end of the monitoring section detects and compares the same fixed bit inserted by the monitoring bit inserting section 11 using the same fixed bit. Similarly to the monitoring section A, the monitoring sections B and C monitor the respective sections by detecting the fixed bits inserted by the monitoring bit inserting section 11 by the monitoring bit detecting sections 22 and 32 at the end points of the monitoring sections. .
【0006】[0006]
【発明が解決しようとする課題】しかしながら、図2
(a)の監視方式では、ある監視区間から次の監視区間
への区切れの部分、すなわちある監視区間終点にある監
視ビット検出部から次の監視区間始点の監視ビット挿入
部までの信号経路の監視が全く行われない。また各監視
区間の監視ビット検出部自身の回路故障については監視
が全く行われていない。However, FIG.
In the monitoring method (a), a signal path from a monitoring bit detection unit at an end point of a monitoring section to a monitoring bit insertion unit at a start point of the next monitoring section, that is, a part of a break from a certain monitoring section to the next monitoring section. No monitoring is performed. In addition, the monitoring of the circuit failure of the monitoring bit detector itself in each monitoring section is not monitored at all.
【0007】一方、図2(b)の監視方式では、監視す
る信号経路すべてにおいて漏れのない監視を行っている
が、途中の区間で障害が発生すると、それ以降全ての監
視区間が正常であっても監視ビット検出部からは異常と
なる(いわゆる上流警報の波及が生じる)。この方式で
は、通常、各監視区間の監視ビット検出部から挙がる警
報を一括処理する部分を設け、何処かの監視区間から警
報を検出した場合、その信号経路の下流の監視区間全て
から挙がる警報を抑制する(マスクする)処理を行う
が、一方でこれは何処かの監視区間が異常時、それ以降
の監視区間は監視能力を失うという欠点がある。On the other hand, in the monitoring method shown in FIG. 2 (b), monitoring is performed without omission on all signal paths to be monitored. However, if a fault occurs in an intermediate section, all the monitoring sections thereafter are normal. However, the monitoring bit detection unit becomes abnormal (so-called upstream alarm spreads). In this method, usually, a part for collectively processing alarms issued from the monitoring bit detection unit of each monitoring section is provided, and when an alarm is detected from any monitoring section, the alarms raised from all monitoring sections downstream of the signal path are output. The process of suppressing (masking) is performed, but this has a disadvantage that when some monitoring section is abnormal, the monitoring capability in the subsequent monitoring section loses the monitoring capability.
【0008】[0008]
【課題を解決するための手段】本発明の目的は、図2
(a)の方式のように未監視区間を作らず、監視ビット
検出部自身の回路故障を検出できる様にし、かつ図2
(b)の方式のように何処かの監視区間が異常時、他の
監視区間の監視能力を損なわない監視方式を提供するこ
とにある。そのため、本発明の装置内パス監視方式で
は、監視区間の始点で監視ビットの挿入終点(上流検出
部)での監視ビットの検出機能に加え、次の監視区間終
点(下流検出部)でも同監視ビットの検出機能を有し、
かつ各監視区間終点の監視ビット検出部から挙がる自監
視区間異常及び前監視区間異常の警報を各検出部で評定
する機能を有し、また上流検出部で異常検出時、他の空
きタイムスロットに下流検出部での異常検出抑制用(マ
スク用)のビットを挿入し、下流検出部では前記前監視
区間異常検出に際して、この異常検出抑制用(マスク
用)ビットが検出されずかつ前監視区間監視用ビットに
異常有りの場合のみ前監視区間異常とする方式を追加す
ることで、上記目的を達成している。SUMMARY OF THE INVENTION The object of the present invention is as shown in FIG.
As shown in FIG. 2A, an unmonitored section is not created as in the method shown in FIG.
An object of the present invention is to provide a monitoring method which does not impair the monitoring capability of another monitoring section when some monitoring section is abnormal as in the method (b). Therefore, in the in-device path monitoring method of the present invention, in addition to the monitoring bit detection function at the monitoring bit insertion end point (upstream detection section) at the start point of the monitoring section, the same monitoring is performed at the next monitoring section end point (downstream detection section). Has a bit detection function,
In addition, each detection unit has a function to evaluate the alarm of the self-monitoring section abnormality and the previous monitoring section abnormality which are raised from the monitoring bit detection unit at the end point of each monitoring section. The bit for abnormality detection suppression (for masking) is inserted in the downstream detection unit, and when detecting the abnormality in the pre-monitoring section, the bit for abnormality detection suppression (for mask) is not detected in the downstream detection unit, and the monitoring of the pre-monitoring section is performed. The above object is achieved by adding a method of making the previous monitoring section abnormal only when the use bit has an abnormality.
【0009】[0009]
【実施例】次に本発明について図面を参照して説明す
る。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings.
【0010】図1は本発明の装置内パス監視方式を説明
するブロック図である。図1において、図2(a)と同
じ符号のついた構成要素は、従来例と同一機能を有す
る。ここでは主に従来例と異なる機能について説明す
る。FIG. 1 is a block diagram illustrating an intra-device path monitoring method according to the present invention. In FIG. 1, components denoted by the same reference numerals as those in FIG. 2A have the same functions as those of the conventional example. Here, functions different from the conventional example will be mainly described.
【0011】図1において、監視ビット挿入部11,2
1,31,41、監視ビット検出部12,22,32は
従来例と同様、それぞれの監視区間A,B,Cの始点お
よび終点において予め定めたタイムスロットに任意の固
定ビット(A1,B1,C1)の挿入および検出を行
い、それぞれ自分の監視区間の監視を行う。ただし各監
視ビット挿入部11,21,31,41は前監視区間で
監視に用いたタイムスロット以外の空きタイムスロット
を用いて挿入を行う。また監視ビット検出部の検出出力
は、図示しない上位の処理部に送出され、そこで異常ヵ
所の標定等が行われる。In FIG. 1, monitoring bit insertion units 11 and 12 are provided.
1, 31, 41, and the monitoring bit detectors 12, 22, 32, as in the conventional example, provide arbitrary fixed bits (A1, B1, B1) in predetermined time slots at the start and end points of the respective monitoring sections A, B, C. C1) is inserted and detected, and its own monitoring section is monitored. However, each of the monitoring bit insertion units 11, 21, 31, and 41 performs insertion using an empty time slot other than the time slot used for monitoring in the previous monitoring section. The detection output of the monitoring bit detection unit is sent to a higher-level processing unit (not shown), where abnormal locations are located.
【0012】前区間監視ビット検出部14,24はそれ
ぞれ前監視区間A,Bで監視に用いたタイムスロットに
関し、前監視区間の任意の固定ビット(A1,B1)の
検出を行い異常検出を行う。ここで監視区間B,Cにお
いて異常が発生した場合、監視ビット検出部22,32
で異常を検出すると共に、前区間監視ビット検出部1
4,24でも異常を検出するが、監視ビット検出部2
2,32で異常検出時に挙がる自監視区間異常警報で、
前区間監視ビット検出部14,24で異常検出時に挙が
る前監視区間異常警報の発生を抑制(マスク)する等対
処可能である。The preceding section monitoring bit detectors 14 and 24 detect any fixed bits (A1 and B1) of the preceding monitoring section for the time slots used for monitoring in the preceding monitoring sections A and B, respectively, and perform abnormality detection. . Here, when an abnormality occurs in the monitoring sections B and C, the monitoring bit detection units 22 and 32
To detect abnormalities, and the previous section monitoring bit detector 1
4 and 24 also detect an abnormality.
The self-monitoring section abnormality alarm that is raised when an abnormality is detected in 2, 32,
The previous section monitoring bit detectors 14 and 24 can take measures such as suppressing (masking) the occurrence of a previous monitoring section abnormality alarm that is raised when an abnormality is detected.
【0013】装置回路規模が膨大な装置においてはその
信号経路も長く、各処理単位毎にパッケージ分割し、プ
ラグインユニット構成を用いることが多々ある。この場
合、各監視区間は主に装置保守単位すなわっちパッケー
ジ単位となるため、監視区間はパッケージ内およびパッ
ケージ間という切り分けになる場合が多い。監視区間が
パッケージ間の場合、監視ビット挿入・検出回路が送受
パッケージそれぞれに搭載され、この両パッケージも保
守対象となる。In a device having a huge circuit scale, a signal path is long, and a package is often divided for each processing unit to use a plug-in unit configuration. In this case, each monitoring section is mainly a unit of device maintenance, that is, a package unit. Therefore, the monitoring section is often divided into packages and between packages. When the monitoring section is between packages, a monitoring bit insertion / detection circuit is mounted on each of the transmission / reception packages, and both of these packages are also subject to maintenance.
【0014】本発明で追加した機能すなわち前区間監視
ビット検出部14,24により故障検出可能となった箇
所は、監視ビット検出部12,22,32が検出してい
る箇所から監視ビット挿入部21,31,41が挿入し
ている箇所までの信号経路ならびに間接的に監視ビット
検出部12,22,32回路自身の異常であり、前記装
置構成、保守単位等考慮した場合、この部分を前後どち
らの監視区間の延長とするべきか変わる。ここまでの構
成では前監視区間の延長となっており、よって監視ビッ
ト検出部12,22で異常検出した場合必ず前区間監視
ビット検出部14,24においても異常検出する(警報
の波及を生じる)。この警報の波及を防止するため、警
報抑制ビット挿入部13,23,33は監視ビット検出
部12,22,32で異常検出時に挙がる自監視区間異
常警報16,26,36を入力し、自監視区間異常警報
16,26,36発生時に、自監視区間及び次の監視区
間で監視に用いるタイムスロット以外の空きタイムスロ
ットに任意の固定パターン(A2,B2)を挿入してい
る。The functions added in the present invention, that is, the places where the failures can be detected by the preceding section monitoring bit detectors 14 and 24 are from the locations detected by the monitoring bit detectors 12, 22 and 32 to the monitoring bit insertion section 21. , 31, 41 are signal path up to the point where they are inserted and indirectly the monitoring bit detectors 12, 22, 32 themselves are abnormal. It should be changed if the monitoring section should be extended. In the configuration up to this point, the pre-monitoring section is extended. Therefore, when an abnormality is detected by the monitoring bit detection units 12 and 22, the pre-monitoring bit detection units 14 and 24 always detect an abnormality (causes an alarm to propagate). . In order to prevent the transmission of this alarm, the alarm suppression bit insertion units 13, 23, and 33 input the self-monitoring section abnormality alarms 16, 26, and 36, which are raised when an abnormality is detected by the monitoring bit detection units 12, 22, and 32. When the section abnormality alarms 16, 26, and 36 occur, arbitrary fixed patterns (A2, B2) are inserted into empty time slots other than the time slots used for monitoring in the own monitoring section and the next monitoring section.
【0015】前区間監視ビット検出部14,24はそれ
ぞれ前監視区間A,Bの監視ビットの検出を行うと共
に、警報抑制ビット挿入部13,23により挿入される
任意の固定パターン(A2,B2)を監視し、任意の固
定パターンが検出された場合、警報の発出を抑制(マス
ク)する。The preceding section monitoring bit detectors 14 and 24 detect the monitoring bits of the preceding monitoring sections A and B, respectively, and have any fixed patterns (A2 and B2) inserted by the alarm suppression bit inserting sections 13 and 23, respectively. Is monitored, and when an arbitrary fixed pattern is detected, the issuance of an alarm is suppressed (masked).
【0016】次に、図1を例にとり動作を具体的に説明
する。Next, the operation will be specifically described with reference to FIG.
【0017】今、監視ビット挿入部11で監視区間Aの
監視のためにタイムスロットXに監視パターンA1が挿
入されたとすると、このパターンA1は検出部12で検
出され、自区間Aの監視が行なわれる。ここでパターン
A1から区間Aに異常が発生したことが検出されると、
警報抑制ビット挿入部13は、予め定めたタイムスロッ
トZにパターンA2を挿入して次区間Bに送出する。こ
の異常情報は上位処理装置にも送出される。次に、区間
Bの監視のために、タイムスロットYに監視パターンB
1がビット挿入部21で挿入される。区間Bでは、ま
ず、前区間監視ビット検出部14が、タイムスロットX
およびZに挿入されているパターンA1,A2を検出
し、パターンA2がまず検出されずパターンA1の異常
発生時、区間Aが異常であると判断し、この旨を上位処
理装置に送出する。次に、監視ビット検出部22は、タ
イムスロットYのパターンB1を検出し、自区間(区間
B)の異常の有無を判定する。異常があれば、警報抑制
ビット挿入部23でタイムスロットZにパターンB2を
挿入し、次区間に送出する。If a monitoring pattern A1 is inserted into a time slot X for monitoring a monitoring section A by a monitoring bit insertion section 11, this pattern A1 is detected by a detection section 12 and monitoring of the own section A is performed. It is. Here, when it is detected that an abnormality has occurred in the section A from the pattern A1,
The alarm suppression bit insertion unit 13 inserts the pattern A2 into the predetermined time slot Z and sends it to the next section B. This abnormality information is also sent to the host processor . Next , in order to monitor the section B, the monitoring pattern B
1 is inserted by the bit insertion unit 21. In the section B, first, the previous section monitoring bit detector 14
And patterns A1 and A2 inserted in Z and Z are detected.
When this occurs , it is determined that section A is abnormal, and this fact is sent to the host processor. Next, the monitoring bit detection unit 22 detects the pattern B1 of the time slot Y, and determines whether there is an abnormality in the own section (section B). Alarm suppression if abnormal
The bit insertion unit 23 inserts the pattern B2 into the time slot Z and sends it out to the next section.
【0018】この判定情報は同様に、上位処理装置に送
出される。なお、タイムスロットZのパターンA2は検
出部14で除去されている。This determination information is similarly sent to the host processor. Note that the pattern A2 of the time slot Z has been removed by the detection unit 14.
【0019】監視ビット挿入部31は、区間Cの監視の
ため、タイムスロットXにパターンC1を挿入し(パタ
ーンA1は検出部14で除去済),次区間に送出する。The monitoring bit inserting unit 31, for monitoring the section C, insert the pattern C 1 in the time slot X (already removed in the pattern A 1 is detecting section 14), and sends to the next section.
【0020】[0020]
【発明の効果】以上説明したように、本発明の装置内パ
ス監視方式では、各監視区間始点及び終点での監視ビッ
トの挿入・検出(第1検出)に加え、次区間終点部にお
いて再度同監視ビットの検出(第2検出)を行う事で、
信号経路上での未監視区間(信号経路に各監視区間間に
よる未監視経路が存在する事)を無くすと共に、同監視
ビットに関して常に2箇所の検出箇所を有する事で、第
1検出回路自身の故障による監視能力の低下は第2検出
機能により防ぐ事が出来る。As described above, according to the in-device path monitoring method of the present invention, in addition to the insertion and detection (first detection) of monitoring bits at the start and end points of each monitoring section, the same operation is performed again at the end point of the next section. By detecting the monitoring bit (second detection),
Eliminating the unmonitored section on the signal path (the existence of an unmonitored path between each monitored section in the signal path) and always having two detection points for the same monitoring bit allows the first detection circuit itself A decrease in monitoring capability due to a failure can be prevented by the second detection function.
【0021】また第2検出機能により任意の監視区間の
第1検出から次監視区間の挿入箇所までの経路の監視を
行えるが、第2検出回路自身の故障検出能力は第1検出
回路ほどでは無く、この経路部分は従来技術通り最短に
すべきである。この事から実施例で示した前区間監視ビ
ット検出部、監視ビット検出部、警報抑制ビット挿入
部、監視ビット挿入部は常に近傍に位置し、実際にこの
監視回路を構成するとタイミング発生回路等共用出来る
回路が多く、機能追加に対する回路規模は小さい。The route from the first detection of an arbitrary monitoring section to the insertion point of the next monitoring section can be monitored by the second detection function, but the failure detection capability of the second detection circuit itself is not as good as that of the first detection circuit. , This path section should be as short as possible in the prior art. From this fact, the preceding section monitoring bit detection section, monitoring bit detection section, alarm suppression bit insertion section, and monitoring bit insertion section shown in the embodiment are always located near each other, and when this monitoring circuit is actually configured, the timing generation circuit and the like are shared. Many circuits are available, and the circuit scale for adding functions is small.
【0022】また逆に未監視経路が無いため、監視区間
の設定は従来通り保守単位にする必要は無く、たとえば
保守単位がパッケージ単位であっても、必ずしもパッケ
ージ入力点で監視ビットの挿入、出力点で監視ビットの
検出をする必要が無く、パッケージ内で数監視区間を設
け、どの検出箇所からのアラームもパッケージ故障警報
として上位処理部に通知すれば問題ない。よってパッケ
ージ内に同LSIを2個以上接続する場合などLSI単
位の監視区間を設定し、その統合として上位処理部に通
知する等、LSI設計上は同監視方式で設計可能という
効果を有する(図3)。On the other hand, since there is no unmonitored path, the setting of the monitoring section does not need to be performed in the maintenance unit as in the past. For example, even if the maintenance unit is the package unit, the insertion and output of the monitoring bit at the package input point are not necessarily performed. There is no need to detect a monitoring bit at a point. There is no problem if several monitoring sections are provided in the package, and an alarm from any detected point is notified to the upper processing unit as a package failure alarm. Therefore, in the case of connecting two or more of the same LSIs in a package, for example, a monitoring section is set for each LSI, and an integrated processing is notified to an upper processing unit. 3).
【0023】また一見では警報波及マスク用ビット挿入
タイムスロット等、パス監視に用いるタイムスロットが
増加するが、n入力を1出力に抜く様な信号経路におい
ては逆に使用タイムスロット数を減少可能、監視ビット
のパターン種類を減少可能という効果も有する(図
3)。At a glance, the number of time slots used for path monitoring, such as the time slot for inserting a bit for alarm propagation and masking, increases, but the number of time slots used can be reduced in a signal path that removes n inputs to one output. There is also an effect that the number of monitoring bit patterns can be reduced (FIG. 3).
【図1】本発明の装置内パス監視方式構成図。FIG. 1 is a configuration diagram of an in-device path monitoring method according to the present invention.
【図2】従来の装置内パス監視方式構成図。FIG. 2 is a configuration diagram of a conventional in-device path monitoring method.
【図3】本発明の装置内パス監視方式使用による効果を
説明する図。FIG. 3 is a diagram for explaining the effect of using the in-device path monitoring method of the present invention.
11〜41 監視ビット挿入部 12〜32 監視ビット検出部 13〜33 警報抑制ビット挿入部 14〜24 前区間監視ビット検出部 16〜36 自監視区間異常警報 11 to 41 monitoring bit insertion unit 12 to 32 monitoring bit detection unit 13 to 33 alarm suppression bit insertion unit 14 to 24 previous section monitoring bit detection unit 16 to 36 self-monitoring section abnormality alarm
Claims (2)
れぞれの区間毎で信号中の所定のタイムスロットに監視
ビットを挿入することにより信号経路の監視を行う装置
内パス監視方式であって、 各監視区間の始点において予め定めた監視ビットの挿入
を行う監視ビット挿入部と、 各監視区間の終点において予め定めた監視ビットの検出
を行う監視ビット検出部と、 前監視区間の監視ビットを次監視区間終点部において検
出する前区間監視ビット検出部とを備えていることを特
徴とする装置内パス監視方式。1. An internal path monitoring method for monitoring a signal path by dividing a signal path into several sections and inserting a monitoring bit into a predetermined time slot in the signal for each section, A monitoring bit insertion unit that inserts a predetermined monitoring bit at a start point of each monitoring section; a monitoring bit detection unit that detects a predetermined monitoring bit at an end point of each monitoring section; An intra-device path monitoring method, comprising: a preceding section monitoring bit detection unit that detects a monitoring section end point.
定のタイムスロットに予め定めた固定パターンを挿入す
る警報抑制ビット挿入部を備え、 前記警報抑制ビット挿入部で挿入された固定パターンが
前記前区間監視ビット検出部において検出された場合、
前記前区間監視ビット検出部での前監視区間の監視ビッ
ト異常検出による警報の出力を抑制することを特徴とす
る請求項1記載の装置内パス監視方式。2. An alarm suppression bit insertion unit for inserting a predetermined fixed pattern into a predetermined time slot when an abnormality is detected by the monitoring bit detection unit, wherein the fixed pattern inserted by the alarm suppression bit insertion unit is
When detected by the preceding section monitoring bit detection unit ,
The monitoring bit of the previous monitoring section in the previous section monitoring bit detection unit is
2. The in- device path monitoring method according to claim 1, wherein an output of an alarm due to detection of a fault is suppressed .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5337504A JP2739818B2 (en) | 1993-12-28 | 1993-12-28 | Device path monitoring method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5337504A JP2739818B2 (en) | 1993-12-28 | 1993-12-28 | Device path monitoring method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH07202840A JPH07202840A (en) | 1995-08-04 |
| JP2739818B2 true JP2739818B2 (en) | 1998-04-15 |
Family
ID=18309281
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5337504A Expired - Fee Related JP2739818B2 (en) | 1993-12-28 | 1993-12-28 | Device path monitoring method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2739818B2 (en) |
-
1993
- 1993-12-28 JP JP5337504A patent/JP2739818B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH07202840A (en) | 1995-08-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4413358B2 (en) | Fault monitoring system and fault notification method | |
| JP3547215B2 (en) | Transmission fault handling device | |
| JP2739818B2 (en) | Device path monitoring method | |
| JP3158517B2 (en) | Failure detection method | |
| JPS63280537A (en) | Failure status reporting method | |
| JP3252345B2 (en) | Processing signal protection circuit | |
| JP2827948B2 (en) | Failure monitoring detection method | |
| JP2699944B2 (en) | Bus monitoring system | |
| KR100352848B1 (en) | Apparatus for error checking of multiframe indicator byte in communication system | |
| KR930007474B1 (en) | D-bus fault node address detection circuit of electronic switch | |
| JP3016280B2 (en) | In-device monitoring method | |
| KR100220228B1 (en) | Apparatus for controlling state transfer in the duplication architecture | |
| JP2591470B2 (en) | Signal processing device | |
| JP3095407B2 (en) | Demultiplexer | |
| JPH10172083A (en) | Alarm collecting method and alarm collecting system for executing the method | |
| JP2755064B2 (en) | Transmission equipment monitoring method | |
| JPH07307715A (en) | Secondary fault suppression system and device therefor | |
| JPH04165812A (en) | Clock interruption detecting circuit for device group | |
| JPH04192651A (en) | In-equipment monitor | |
| JPH0951318A (en) | Intra-device path monitoring system | |
| JP2003043107A (en) | Lsi and break inspection method for lsi connection circuit | |
| JPH07160521A (en) | Information processor with anti-fault function | |
| JPH0414934A (en) | Communication line fault detecting method in distributed processing system | |
| JPH04337937A (en) | Device inside monitoring system for transmitter | |
| JPH07202826A (en) | Failure location identification method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19971224 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080123 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090123 Year of fee payment: 11 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100123 Year of fee payment: 12 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110123 Year of fee payment: 13 |
|
| LAPS | Cancellation because of no payment of annual fees |