Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP2748770B2 - Wire bonding method - Google Patents
[go: Go Back, main page]

JP2748770B2 - Wire bonding method - Google Patents

Wire bonding method

Info

Publication number
JP2748770B2
JP2748770B2 JP11940992A JP11940992A JP2748770B2 JP 2748770 B2 JP2748770 B2 JP 2748770B2 JP 11940992 A JP11940992 A JP 11940992A JP 11940992 A JP11940992 A JP 11940992A JP 2748770 B2 JP2748770 B2 JP 2748770B2
Authority
JP
Japan
Prior art keywords
bonding
capillary
wire
bonding method
electrode pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP11940992A
Other languages
Japanese (ja)
Other versions
JPH06283564A (en
Inventor
巧 松倉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP11940992A priority Critical patent/JP2748770B2/en
Publication of JPH06283564A publication Critical patent/JPH06283564A/en
Application granted granted Critical
Publication of JP2748770B2 publication Critical patent/JP2748770B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/075Connecting or disconnecting of bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/01Manufacture or treatment
    • H10W72/015Manufacture or treatment of bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/0711Apparatus therefor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/0711Apparatus therefor
    • H10W72/07141Means for applying energy, e.g. ovens or lasers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/075Connecting or disconnecting of bond wires
    • H10W72/07511Treating the bonding area before connecting, e.g. by applying flux or cleaning
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/075Connecting or disconnecting of bond wires
    • H10W72/07521Aligning
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/531Shapes of wire connectors
    • H10W72/536Shapes of wire connectors the connected ends being ball-shaped
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/531Shapes of wire connectors
    • H10W72/5363Shapes of wire connectors the connected ends being wedge-shaped
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/551Materials of bond wires
    • H10W72/552Materials of bond wires comprising metals or metalloids, e.g. silver
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Wire Bonding (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、半導体装置の製造工程
において半導体チップの電極パッドとリードフレームの
インナーリードとを金属ワイヤで接続するワイヤボンデ
ィング方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a wire bonding method for connecting an electrode pad of a semiconductor chip and an inner lead of a lead frame with a metal wire in a manufacturing process of a semiconductor device.

【0002】[0002]

【従来の技術】図2(a)〜(d)は従来のワイヤボン
ディング方法の一例を説明するためのリードフレームと
半導体チップを工程順に示す図である。従来、この種の
ワイヤボンディング方法は、まず、図2(a)に示すよ
うに、キャピラリィ1から突出させた金属ワイヤ2の先
端に、電気スパーク等によりボール3を形成させた後、
キャピラリィ1を下降させる。次に、図2(b)に示す
ように、ボール3を半導体チップ4上の電極パッド5に
押しつけて第1のボンディングを行なう。次に、キャピ
ラリィ1を上昇させて、インナーリード6の所定の位置
へ移動させる。
2. Description of the Related Art FIGS. 2A to 2D are views showing a lead frame and a semiconductor chip in order of steps for explaining an example of a conventional wire bonding method. Conventionally, in this type of wire bonding method, first, as shown in FIG. 2A, a ball 3 is formed at the tip of a metal wire 2 protruding from a capillary 1 by an electric spark or the like.
The capillary 1 is lowered. Next, as shown in FIG. 2B, the first bonding is performed by pressing the ball 3 against the electrode pad 5 on the semiconductor chip 4. Next, the capillary 1 is raised and moved to a predetermined position of the inner lead 6.

【0003】そして、図2(c)に示すように、再びキ
ャピラリィ1を下降させて、金属ワイヤ2をインナーリ
ード6に押圧して第2のボンディングを行なう。次に、
図2(c)に示すように、クランパ7を閉じて金属ワイ
ヤ2とキャピラリィ1を同時に上昇させ、金属ワイヤ2
を切断する。そして再び図2(a)に示すように、金属
ワイヤ2の先端に再びボール3を作って次の電極パッド
5における第1のボンディングに備える。
[0003] Then, as shown in FIG. 2 (c), the capillary 1 is lowered again, and the metal wire 2 is pressed against the inner lead 6 to perform the second bonding. next,
As shown in FIG. 2C, the clamper 7 is closed, the metal wire 2 and the capillary 1 are simultaneously raised, and the metal wire 2
Disconnect. Then, as shown in FIG. 2A again, the ball 3 is formed again at the tip of the metal wire 2 to prepare for the first bonding on the next electrode pad 5.

【0004】このような動作を繰返して行い、半導体チ
ップ4上にある複数の電極パッド5と半導体チップ4の
周囲にある複数のインナーリード6とを金属ワイヤ2で
接続していた。
The above operation is repeated to connect the plurality of electrode pads 5 on the semiconductor chip 4 and the plurality of inner leads 6 around the semiconductor chip 4 with the metal wires 2.

【0005】[0005]

【発明が解決しようとする課題】しかしながら、従来の
このボンディング方法では、しばしば電極パッド及びイ
ンナーリードのメッキ表面に有機物が付着することがあ
る。このため接合面の合金形成が阻害され、ボンディン
グ強度が低下しボンディング歩留を低下させる問題があ
った。
However, in this conventional bonding method , organic substances often adhere to the plating surfaces of the electrode pads and the inner leads. For this reason, there is a problem that the formation of the alloy on the bonding surface is hindered, the bonding strength is reduced, and the bonding yield is reduced.

【0006】特に最近の高集積化,高密度化に対応し
た、多層リードフレームを使用した半導体装置では、リ
ードフレームの製造上、接着剤からの低分子成分等の微
量の有機物の付着が避けられないため、この問題が顕著
となっている。
Particularly, in a semiconductor device using a multi-layer lead frame corresponding to recent high integration and high density, it is possible to avoid adhesion of a trace amount of an organic substance such as a low molecular component from an adhesive in manufacturing a lead frame. Therefore, this problem has become prominent.

【0007】本発明の目的は、電極パッド及びインナー
リードの接合面が汚染されても、良好な合金を形成し、
ボンディング強度をもつ接続が出来るワイヤボンディン
グ方法を提供することにある。
An object of the present invention is to form a good alloy even if the joint surface between an electrode pad and an inner lead is contaminated,
An object of the present invention is to provide a wire bonding method capable of performing connection having a bonding strength.

【0008】[0008]

【課題を解決するための手段】本発明の一ワイヤボンデ
ィング方法は、半導体チップの電極パッドとこの半導体
チップを載置するリードフレームのインナーリード部を
金属ワイヤを用いて接続するワイヤボンディング方法に
おいて、前記電極パッド,インナーリードの少なくとも
一方のボンディング位置の接合表面にボンディング用の
ツールを接触させた後、このツールと前記接合表面とを
互にすり合せる動作を行なう工程と、この工程の後に前
記金属ワイヤを前記ツールで接合面に押圧する工程とを
含んで構成される。また、他のワイヤボンディング方法
は、前記すり合せ動作に超音波信号を重畳させることを
特徴としている。
According to one aspect of the present invention, there is provided a wire bonding method for connecting an electrode pad of a semiconductor chip to an inner lead portion of a lead frame on which the semiconductor chip is mounted by using a metal wire. Contacting a bonding tool with a bonding surface at a bonding position of at least one of the electrode pad and the inner lead, and performing an operation of rubbing the tool and the bonding surface with each other; Pressing the wire against the joint surface with the tool. Further, another wire bonding method is characterized in that an ultrasonic signal is superimposed on the above-mentioned aligning operation.

【0009】[0009]

【実施例】次に本発明について図面を参照して説明す
る。図1(a)〜(c)は本発明のワイヤボンディング
方法の一実施例を説明するためのリードフレームと半導
体チップを工程順に示す図である。このワイヤボンディ
ング方法は、ボール成形及び接続を行う前に電極パッド
及びインナーリードの金属ワイヤとの接合面を清掃する
工程動作を付加させたことである。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings. FIGS. 1A to 1C are views showing a lead frame and a semiconductor chip for explaining an embodiment of a wire bonding method according to the present invention in the order of steps. This wire bonding method is characterized by adding a process operation of cleaning the bonding surfaces of the electrode pads and the inner leads with the metal wires before performing ball forming and connection.

【0010】すなわち、まず、図1(a)に示すよう
に、ワイヤ2がキャピラリィ1内に挿入された状態でク
ランパ7が閉じる。次に、図1(b)に示すように、キ
ャピラリィ1を電極パッド5上に下降させ、キャピラリ
ィ1を電極パッドに10〜50gの加重で押しつける。
そしてこの状態でリードフレームを搭載するXYステー
ジ(図示しない)により、キャピラリィ1と電極パッド
5と互いに数回のスクラブ動作を行ない、電極パッド5
上の表面に付着した有機物等からなる異物を除去する。
That is, first, as shown in FIG. 1A, the clamper 7 is closed with the wire 2 inserted into the capillary 1. Next, as shown in FIG. 1B, the capillary 1 is lowered onto the electrode pad 5, and the capillary 1 is pressed against the electrode pad with a weight of 10 to 50 g.
In this state, the capillary 1 and the electrode pad 5 are scrubbed several times by an XY stage (not shown) on which a lead frame is mounted.
Foreign matter composed of organic substances and the like attached to the upper surface is removed.

【0011】この際のスクラブ動作は、電極パッドの材
質、付着した異物の厚さにもよるが、振幅5μm程度
で、回数は2〜5回で十分である。また、キャピラリィ
1の底面は清掃効果を上げるために、表面を粗くする。
The scrub operation at this time depends on the material of the electrode pad and the thickness of the adhered foreign matter, but it is sufficient that the amplitude is about 5 μm and the number of times is 2 to 5 times. The bottom surface of the capillary 1 is roughened in order to enhance the cleaning effect.

【0012】次に、図1(c)に示すように、キャピラ
リィ1を移動させ、インナーリード6の上のメッキ面に
接触させて加重をかける。そしてキャピラリィ1をスク
ラブ動作させて付着した異物を除去する。この場合、加
重50〜150g,スクラブ振幅は5μm程度で回数は
2〜5回が望ましい。さらに、キャピラリィ1の移動経
路途中に砥石のようなワイパーを配置させ、キャピラリ
ィ1に移る異物を拭き取るようにしても良い。
Next, as shown in FIG. 1 (c), the capillary 1 is moved and brought into contact with the plating surface on the inner lead 6 to apply a load. Then, the capillary 1 is scrubbed to remove the adhered foreign matter. In this case, it is desirable that the weight is 50 to 150 g, the scrub amplitude is about 5 μm , and the number of times is 2 to 5 times. Further, a wiper such as a grindstone may be arranged in the middle of the moving path of the capillary 1 so as to wipe off foreign matter that moves to the capillary 1.

【0013】次に、従来例で説明したように、クランパ
7を開き、キャピラリィ1から金属ワイヤ2を突出させ
て先端にボール3を形成させ、従来と同様の方法で第1
ボンディング,第2ボンディングを施す。この際電極パ
ッド5及びインナーリード6上の異物は除去されている
ため接合面の合金の形成は容易に行なわれる。次に、
やはり従来の方法と同じように、クランパ7を閉じて金
属ワイヤ2とキャピラリィ1を同時に上昇させ金属ワイ
ヤ2をカットした後、図1(a)に示すように、クラン
パ7のみを上昇させ金属ワイヤ2の先端がキャピラリィ
1内にとどまる位置で停止させ、次の電極パッド及びイ
ンナーリードの異物除去に備える。
Next, as described in the conventional example, the clamper 7 is opened, the metal wire 2 is projected from the capillary 1 to form the ball 3 at the tip, and the first ball is formed in the same manner as in the prior art.
Bonding and second bonding are performed. At this time, since the foreign matter on the electrode pad 5 and the inner lead 6 has been removed , the alloy is easily formed on the bonding surface. next,
Also, as in the conventional method, the clamper 7 is closed, the metal wire 2 and the capillary 1 are simultaneously raised to cut the metal wire 2, and then, as shown in FIG. 2 is stopped at a position where the tip ends stay in the capillary 1 to prepare for removal of foreign matter from the next electrode pad and inner lead.

【0014】また、この実施例では、各電極パッド及び
各インナーリード毎に異物を除去したが、ワイヤボンデ
ィングの直前であれば、チップ毎に全電極パッド及びイ
ンナーリードを清掃してもさしつかえない。この方法
も、通常のワイヤボンディング装置と同様の機構を用い
て図1(a)〜(c)を繰り返すことにより容易に実現
できる。
In this embodiment, foreign matter is removed for each electrode pad and each inner lead. However, immediately before wire bonding, all electrode pads and inner leads may be cleaned for each chip. This method can also be easily realized by repeating FIGS. 1A to 1C using the same mechanism as a normal wire bonding apparatus.

【0015】なお、以上説明した実施例では、異物を除
去するのにXYステージの移動による数回のスクラブ運
動で行っているが、超音波振動を印加するキャピラリィ
を備えるワイヤボンディング装置では、スクラブ運動に
加えて超音波振動をキャピラリィに印加して異物を除去
すれば、よりその清掃効果が得られる。また、この場合
は、前述の実施例におけるスクラブ運動により得られる
清掃効果と同程度にさせ、スクラブ運動の時間短縮を図
ることも出来る。
In the embodiment described above, the foreign matter is removed by several scrubbing movements by moving the XY stage. However, in the wire bonding apparatus provided with a capillary for applying ultrasonic vibration, the scrubbing movement is performed. In addition to this, if ultrasonic vibrations are applied to the capillary to remove foreign matter, the cleaning effect can be further improved. In this case, the cleaning effect obtained by the scrubbing exercise in the above-described embodiment can be made substantially the same, and the time required for the scrubbing exercise can be reduced.

【0016】[0016]

【発明の効果】以上説明したように、本発明は、電極パ
ッド,インナーリードにキャピラリィを接触させてスク
ラブ動作を行ない、接合面の異物を除去することによっ
て、接合面の合金の形成が阻害されることがなく、ボン
ディング強度も確保されるという効果がある。
As described above, according to the present invention, the capillary is brought into contact with the electrode pads and the inner leads to perform a scrub operation to remove foreign matter on the bonding surface, thereby inhibiting the formation of an alloy on the bonding surface. Therefore, there is an effect that bonding strength is secured.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明のワイヤボンディング方法の一実施例を
説明するためのリードフレームと半導体チップを工程順
に示す図である。
FIG. 1 is a view showing a lead frame and a semiconductor chip in order of process for explaining one embodiment of a wire bonding method of the present invention.

【図2】従来のワイヤボンディング方法の一例を説明す
るためのリードフレームと半導体チップを工程順に示す
図である。
FIG. 2 is a diagram illustrating a lead frame and a semiconductor chip in order of process for describing an example of a conventional wire bonding method.

【符号の説明】[Explanation of symbols]

1 キャピラリィ 2 金属ワイヤ 3 ボール 4 半導体チップ 5 電極パッド 6 インナーリード 7 クランパ DESCRIPTION OF SYMBOLS 1 Capillary 2 Metal wire 3 Ball 4 Semiconductor chip 5 Electrode pad 6 Inner lead 7 Clamper

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 半導体チップの電極パッドとこの半導体
チップを載置するリードフレームのインナーリード部を
金属ワイヤを用いて接続するワイヤボンディング方法に
おいて、前記電極パッド,インナーリードの少なくとも
一方のボンディング位置の接合表面にボンディング用の
ツールを接触させた後、このツールと前記接合表面とを
互にすり合せる動作を行なう工程と、この工程の後に前
記金属ワイヤを前記ツールで接合面に押圧する工程とを
含んでいることを特徴とするワイヤボンディング方法。
1. A wire bonding method for connecting an electrode pad of a semiconductor chip to an inner lead portion of a lead frame on which the semiconductor chip is mounted by using a metal wire, wherein a bonding position of at least one of the electrode pad and the inner lead is set. Contacting a bonding tool with the bonding surface, performing an operation of rubbing the tool and the bonding surface with each other, and pressing the metal wire against the bonding surface with the tool after the step. A wire bonding method comprising:
【請求項2】 前記すり合せ動作に超音波信号を重畳さ
せることを特徴とする請求項1記載のワイヤボンディン
グ方法。
2. The wire bonding method according to claim 1, wherein an ultrasonic signal is superimposed on the aligning operation.
JP11940992A 1992-05-13 1992-05-13 Wire bonding method Expired - Lifetime JP2748770B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11940992A JP2748770B2 (en) 1992-05-13 1992-05-13 Wire bonding method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11940992A JP2748770B2 (en) 1992-05-13 1992-05-13 Wire bonding method

Publications (2)

Publication Number Publication Date
JPH06283564A JPH06283564A (en) 1994-10-07
JP2748770B2 true JP2748770B2 (en) 1998-05-13

Family

ID=14760758

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11940992A Expired - Lifetime JP2748770B2 (en) 1992-05-13 1992-05-13 Wire bonding method

Country Status (1)

Country Link
JP (1) JP2748770B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU690886B3 (en) * 1997-12-11 1998-04-30 Brian Anthony Robinson Valve assembly
JP5003304B2 (en) * 2007-06-25 2012-08-15 株式会社デンソー Wire bonding method
JP4595018B2 (en) * 2009-02-23 2010-12-08 株式会社新川 Semiconductor device manufacturing method and bonding apparatus
CN105895544A (en) * 2015-01-09 2016-08-24 特科芯有限公司 Method for removing surface contaminated layer through bonding pad grinding method
CN113658879A (en) * 2021-07-13 2021-11-16 江西万年芯微电子有限公司 A special bonding method for chip contamination development

Also Published As

Publication number Publication date
JPH06283564A (en) 1994-10-07

Similar Documents

Publication Publication Date Title
KR20000053618A (en) Semiconductor wafer and semiconductor device provided with columnar electrodes and methods of producing the wafer and device
WO2007018237A1 (en) Semiconductor device and method for manufacturing same
JP2748770B2 (en) Wire bonding method
JP2008147551A (en) Wire bonding method and wire bonding apparatus
JP2002222899A (en) Electronic component, method of manufacturing electronic component, and method of manufacturing electronic circuit device
JP2000174059A (en) Electronic component mounting method
US5524811A (en) Wire bonding method
JPH08236578A (en) Flip-chip mounting method for semiconductor element and adhesive used for this mounting method
JPH0955579A (en) Bare chip mounting structure on printed circuit board
KR100332378B1 (en) Fluxless soldering method
JPH03218645A (en) Mounting of semiconductor device
JP4728606B2 (en) Electronic equipment
JP5003304B2 (en) Wire bonding method
JP4840117B2 (en) Wire bonding method
JP3235192B2 (en) Wiring board connection method
JPH06260520A (en) Wire bonding method
JP3994327B2 (en) Electronic component mounting method and anti-contamination chip used therefor
JPH11288960A (en) Wire bond connection method and bonding surface residue removal tool
JP3619752B2 (en) Manufacturing method of semiconductor device
JPH10112479A (en) Board connection method
JP3702929B2 (en) Wire bonding method
JP3235456B2 (en) Chip mounting method
JPH11186467A (en) Semiconductor device, lead frame used for manufacturing the same, and method of manufacturing the same
JP2000216198A (en) Semiconductor device and manufacturing method thereof
JPH04318942A (en) Wire bonding method

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19980120