Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP2758723B2 - How to flash electronic components - Google Patents
[go: Go Back, main page]

JP2758723B2 - How to flash electronic components - Google Patents

How to flash electronic components

Info

Publication number
JP2758723B2
JP2758723B2 JP2410855A JP41085590A JP2758723B2 JP 2758723 B2 JP2758723 B2 JP 2758723B2 JP 2410855 A JP2410855 A JP 2410855A JP 41085590 A JP41085590 A JP 41085590A JP 2758723 B2 JP2758723 B2 JP 2758723B2
Authority
JP
Japan
Prior art keywords
punch
electronic component
shield
flash
burrs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2410855A
Other languages
Japanese (ja)
Other versions
JPH04215446A (en
Inventor
幸徳 山下
利美 野相
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP2410855A priority Critical patent/JP2758723B2/en
Publication of JPH04215446A publication Critical patent/JPH04215446A/en
Application granted granted Critical
Publication of JP2758723B2 publication Critical patent/JP2758723B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、例えばLSI製品、複
合部品等の電子部品の足間バリを確実に除去し得るフラ
ッシュ方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a flash method capable of reliably removing burrs between electronic components such as LSI products and composite components.

【0002】[0002]

【従来の技術】図2に示す如き多数のリードピン11を
有するLSI製品10は、各ピンを形成した後にピン1
1間(以下、足間という)にバリ12が残ることがあ
る。バリ12が残ると、バリ12を通じてピン11間が
短絡したり、LSI製品10を基板などに搭載する時に
ピン11を確実に端子に差し込むことができずに、接触
不良を起こすなどの不都合が生じる。従って、足間バリ
12は除去しなければならず、その方法として図3に示
すフラッシュポンチ20を用いるフラッシュ法がある。
2. Description of the Related Art An LSI product 10 having a large number of lead pins 11 as shown in FIG.
The burrs 12 may remain between one (hereinafter, between the feet). If the burrs 12 remain, inconveniences such as short-circuiting between the pins 11 through the burrs 12 or inability to securely insert the pins 11 into the terminals when mounting the LSI product 10 on a substrate or the like may occur, resulting in poor contact. . Therefore, the foot burrs 12 must be removed, and there is a flash method using a flash punch 20 shown in FIG.

【0003】この方法は、先端が櫛状のポンチをLSI
製品の両側の足間に挿通することで、足間に残るバリを
一度に除去せんとするものである。具体的には、図2に
示す如き多数のピン11を有するLSI製品10を、図
3のようにダイ30上にピン11が係止した状態に配置
し、この状態でLSI製品10の各足間に挿通すること
のできる幅を有する多数の脚部21を設けたポンチ20
をLSI製品10の上方から下げ、各脚部21を各足間
に嵌挿させることによって、足間に残るバリ40を取り
除く(図3参照)。
In this method, a punch having a comb-like tip is formed by an LSI.
By inserting it between the feet on both sides of the product, the burrs remaining between the feet are removed at once. Specifically, the LSI product 10 having a large number of pins 11 as shown in FIG. 2 is arranged on the die 30 with the pins 11 locked as shown in FIG. Punch 20 provided with a number of legs 21 having a width that can be inserted between them
Is lowered from above the LSI product 10 and the legs 21 are inserted between the legs to remove burrs 40 remaining between the legs (see FIG. 3).

【0004】[0004]

【発明が解決しようとする課題】しかしながら、ポンチ
20の脚部21を足間に挿通すると、通常は図4のよう
にバリ41はLSI製品10から完全に離脱してダイ3
0の中を落下するが、一部のバリ42は足間からは分離
されるが、バリを折って切除するためLSI製品10側
に垂下するようになり、LSI製品10のパッケージ壁
面に付着し、依然としてLSI製品10に残存すること
になる。そのため、足間バリのLSI製品への付着有無
を検査する選別作業が不可欠であり、その分LSIの製
造作業が煩雑になる。
However, when the legs 21 of the punch 20 are inserted between the feet, the burrs 41 are usually completely separated from the LSI product 10 as shown in FIG.
0, but some burrs 42 are separated from between the legs. However, since the burrs are broken and cut off, the burrs 42 hang down to the LSI product 10 side and adhere to the package wall surface of the LSI product 10. , Still remain in the LSI product 10. For this reason, it is essential to carry out a sorting operation for inspecting the presence or absence of foot burrs on the LSI product, which complicates the LSI manufacturing operation.

【0005】従って、本発明の目的は、足間バリをLS
I製品等の電子部品から完全に離脱させて選別作業を不
要にすることにある。
[0005] Accordingly, an object of the present invention is to reduce burrs between feet by LS.
An object of the present invention is to completely separate from an electronic component such as a product I, thereby eliminating the need for a sorting operation.

【0006】[0006]

【課題を解決するための手段】前記目的は、電子部品の
足(リードピン)間バリをフラッシュポンチを用いて除
去するフラッシュ方法において、電子部品を収容する空
間を有するフラッシュポンチを電子部品の上方に配する
と共に、ポンチ脚部の内側面に沿う先鋭部と電子部品を
収容する空間とを有する遮蔽体をポンチに対向するよう
電子部品の下方に配し、電子部品のリードピンをダイ上
に係止させ且つ遮蔽体の先鋭部がリードピンの根元に軽
く当接するか若しくはリードピンの根元付近に達するま
でダイ間に遮蔽体を挿入し、ポンチ及び遮蔽体の空間に
電子部品本体(モールド部分)を収容しつつ、ポンチ及
び遮蔽体に電子部品本体を接触させないで、ポンチを下
げてポンチ脚部を足間に挿入することを特徴とする電子
部品のフラッシュ方法により達成される。
SUMMARY OF THE INVENTION An object of the present invention is to provide a flash method for removing burrs between feet (lead pins) of an electronic component by using a flash punch. A shield having a sharp portion along the inner surface of the punch leg and a space for accommodating the electronic component is disposed below the electronic component so as to face the punch, and a lead pin of the electronic component is locked on the die. The shield is inserted between the dies until the sharp portion of the shield abuts lightly on the base of the lead pin or reaches near the base of the lead pin. The electronic component flash, characterized in that the punch is lowered and the punch leg is inserted between the feet without bringing the electronic component body into contact with the punch and the shield. It is achieved by law.

【0007】本発明の方法では、図3及び図4に示す如
き従来用いられていたフラッシュポンチと遮蔽体を併用
することで、足間バリがポンチで除去された後もバリは
電子部品(LSI製品)のパッケージ壁面に付着せず、
ダイと遮蔽体との間隙から落下し、足間バリを確実に取
り除くことができる。
In the method of the present invention, a flash is used together with a shield, which is conventionally used as shown in FIGS. 3 and 4, so that the burrs can be removed from the electronic parts (LSI) even after the inter-foot burrs are removed by the punch. Product) does not adhere to the package wall,
It falls from the gap between the die and the shield, and the burr between feet can be reliably removed.

【0008】しかして、本発明で用いる遮蔽体は、例え
ば図1に示す如く、フラッシュポンチの脚部間に挿通可
能な幅を有し、しかもポンチによって除去された足間バ
リが再び電子部品に付着しないよう、バリ除去作業時に
電子部品の直下に配した時にポンチ脚部の内側面に沿う
先鋭部を有するものである限り、特に制限はない。又、
足間バリの除去時に、電子部品のリードピンをダイ上に
係止させると共に、遮蔽体の先鋭部がリードピンの根元
に軽く当接するか若しくはリードピンの根元付近に達す
るまでダイ間に遮蔽体を挿入し、しかもポンチ及び遮蔽
体の空間に電子部品本体(モールド部分)を収容し、ポ
ンチ及び遮蔽体に電子部品本体を接触させないこと、即
ちポンチと遮蔽体で電子部品本体をクランプしないこと
が重要である。それにより、電子部品のモールド部分を
例えば金型で上下からクランプした場合に比べて、足間
バリの除去時にクランプ周辺部分(リードピンの根元付
近)のモールド部分に欠けが発生するのを防止できる。
Thus, the shield used in the present invention has a width that can be inserted between the legs of the flash punch, as shown in FIG. 1, for example. There is no particular limitation as long as it has a sharp portion along the inner surface of the punch leg when placed directly below the electronic component during the deburring operation so that it does not adhere. or,
When removing the burr between the feet, lock the lead pins of the electronic components on the die, and insert the shield between the dies until the sharp edge of the shield touches the base of the lead pin lightly or reaches near the base of the lead pin. In addition, it is important that the electronic component body (molded portion) is accommodated in the space between the punch and the shield, and that the electronic component body does not contact the punch and the shield, that is, that the electronic component body is not clamped by the punch and the shield. . As a result, compared to the case where the mold part of the electronic component is clamped from above and below with, for example, a mold, it is possible to prevent the occurrence of chipping in the mold part around the clamp (near the base of the lead pin) when removing the foot burr.

【0009】但し、ポンチの先端は多数の脚部を有する
故に櫛状であるが、先鋭部は必ずしも櫛状である必要は
なく、寧ろ先鋭部の先端は連続稜線を呈する方が、足間
バリを除去し易く、その上ポンチを足間に挿通する際の
支持具としても機能するため好ましい。
However, the tip of the punch is comb-shaped because it has a large number of legs, but the sharp portion does not necessarily have to be comb-shaped. Rather, the tip of the sharp portion has a continuous ridge line. Is easy to remove, and also functions as a support when the punch is inserted between the feet.

【0010】遮蔽体の材質は特定されるものではなく、
ポンチによって除去した足間バリが遮蔽体自体に静電気
などによって付着せず、ダイと遮蔽体との間隙を抵抗な
く落下すればよい。かかる材料としては、例えば鉄など
が列挙される。
[0010] The material of the shield is not specified,
It is sufficient that the inter-foot burr removed by the punch does not adhere to the shield itself due to static electricity or the like, and falls in the gap between the die and the shield without resistance. Examples of such a material include iron and the like.

【0011】[0011]

【実施例】以下、本発明のフラッシュ方法を実施例に基
づいて詳説する。図1はその一例を示すものである。ま
ず、多数のリードピン11を有するLSI製品10は、
ピン11がダイ30上に係止するようダイ30に水平に
配置されている。LSI製品10の上方には、これのピ
ン11間に嵌挿可能な幅を有する多数の脚部21を設け
た先端が櫛状のポンチ20が配置されている。なお、両
側の脚部21間の空間22はポンチ20がLSI製品1
0に接触しないようにするためのものである。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The flash method of the present invention will be described below in detail based on embodiments. FIG. 1 shows an example. First, an LSI product 10 having many lead pins 11
The pin 11 is horizontally arranged on the die 30 so as to be locked on the die 30. Above the LSI product 10, a punch 20 with a comb-like tip provided with a number of legs 21 having a width that can be inserted between the pins 11 is arranged. The space 20 between the legs 21 on both sides is the punch 20 in the LSI product 1
This is for preventing contact with zero.

【0012】図1において本実施例で用いる遮蔽体1
は、ポンチ20の両側の脚部21間に挿通可能な幅を有
し、各側の脚部21の内側面に沿う先鋭部2を設けてあ
る。先鋭部2は図1からも分るようにダイ30の対向側
(外側)が垂直面を、内側が傾斜面をなし、全体として
テーパ状を呈し、先端は該垂直面と傾斜面が形成する連
続稜線をなす。両側の先鋭部2間の空間3は先のポンチ
脚部21間の空間22と同様にLSI製品10を収容す
るためのものである。
In FIG. 1, a shield 1 used in this embodiment is shown.
Has a width capable of being inserted between the legs 21 on both sides of the punch 20, and is provided with a sharpened portion 2 along the inner surface of the legs 21 on each side. As can be seen from FIG. 1, the pointed portion 2 has a vertical surface on the opposite side (outer side) of the die 30 and an inclined surface on the inner side, and has a tapered shape as a whole, and has a tip formed by the vertical surface and the inclined surface. Make a continuous ridge. The space 3 between the sharp portions 2 on both sides is for accommodating the LSI product 10 like the space 22 between the punch legs 21.

【0013】かかる遮蔽体1をポンチ20の対向側(L
SIの下側)において、遮蔽体1の両側の先鋭部2がL
SI製品10のピン11の根本に軽く当接するか、或い
はその付近に達するまで、ダイ30間に遮蔽体1を挿入
し、精確に位置決めする。
The shield 1 is placed on the opposite side of the punch 20 (L
SI), the sharp portions 2 on both sides of the shield 1 are L
The shield 1 is inserted between the dies 30 until the pins 11 of the SI product 10 lightly contact the base of the pins 11 or reach the vicinity thereof, and are accurately positioned.

【0014】この状態でポンチ20を下げて各脚部21
を各ピン11間に挿通させ、足間に残存するバリ45を
除去する。足間を離脱したバリ45は、先鋭部2がピン
11の根本又は根本付近に位置するので、再びLSI製
品10のパッケージ壁面に付着することはなく、ダイ3
0と遮蔽体1との間隙を落下する。
In this state, the punch 20 is lowered and each leg 21
Is inserted between the pins 11 to remove the burrs 45 remaining between the feet. The burrs 45 separated from the legs do not adhere to the package wall surface of the LSI product 10 again because the sharp portions 2 are located at or near the roots of the pins 11.
0 falls in the gap between the shield 1.

【0015】又、ピン11がダイ30上に係止され、先
鋭部2がピン11の根元に軽く当接するか若しくはピン
11の根元付近に達するまで遮蔽体1がダイ30間に挿
入され、しかもポンチ20及び遮蔽体1の空間22,3
にLSI製品10(モールド部分)が収容されつつ、ポ
ンチ20及び遮蔽体1にLSI製品10が接触しない状
態で、ポンチ20が下げられるので、足間バリ45の除
去時に、図1に示すようにLSI製品10、即ちモール
ド部分は、ポンチ20と遮蔽体1で上下からクランプさ
れない。このため、LSI製品10を上下から例えば金
型でクランプする場合に比べて、足間バリ45の除去時
にピン11の根元付近(クランプ周辺部分)のモールド
部分が欠けるようなことがない。
Further, the pin 11 is locked on the die 30, and the shield 1 is inserted between the dies 30 until the sharp portion 2 abuts slightly on the base of the pin 11 or reaches near the base of the pin 11. Punch 20 and spaces 22, 3 of shield 1
While the LSI product 10 (mold portion) is accommodated in the device, the punch 20 is lowered in a state where the LSI product 10 does not come into contact with the punch 20 and the shield 1, so that when removing the inter-foot burr 45, as shown in FIG. The LSI product 10, that is, the molded part, is not clamped from above and below by the punch 20 and the shield 1. For this reason, compared to the case where the LSI product 10 is clamped from above and below, for example, by using a mold, the molded portion near the root of the pin 11 (periphery of the clamp) is not chipped when the inter-foot burr 45 is removed.

【0016】このように、フラッシュポンチを用いる際
にLSI製品の下方に遮蔽体を配置することにより、ポ
ンチによって除かれた足間バリのLSI製品への付着を
確実に防止することができる。なお、図1に示す遮蔽体
は本の一例に過ぎず、本発明の目的を達成する限り、種
々の変更が採られることは言うまでもない。
As described above, by disposing the shield below the LSI product when using the flash punch, it is possible to surely prevent the intervening burrs removed by the punch from adhering to the LSI product. The shield shown in FIG. 1 is merely an example of a book, and it goes without saying that various changes can be made as long as the object of the present invention is achieved.

【0017】[0017]

【発明の効果】本発明の電子部品のフラッシュ方法は、
以上説明したように構成されているので、LSI製品等
の電子部品の足間バリを確実に電子部品から取り除くこ
とができ、従来行われていた、足間バリが電子部品に付
着しているか否かを見る選別作業は全く不要になる。
又、足間バリの除去時に、ポンチ及び遮蔽体の空間に電
子部品本体(モールド部分)を収容しつつ、ポンチ及び
遮蔽体に電子部品本体を接触させないので、即ちポンチ
と遮蔽体で電子部品本体をクランプしないので、電子部
品本体を上下から金型等でクランプする場合に比べて、
リードピンの根元付近(クランプ周辺部分)のモールド
部分に欠けが発生しない。
According to the present invention, there is provided a method for flashing an electronic component.
With the configuration described above, foot burrs of an electronic component such as an LSI product can be reliably removed from the electronic component. There is no need for any sort of work to see what happens.
Also, when removing the burr between the feet, the electronic component main body (mold part) is accommodated in the space between the punch and the shield, and the electronic component main body is not brought into contact with the punch and the shield. Is not clamped, so compared to the case where the electronic component body is clamped from above and
Chipping does not occur in the mold part near the root of the lead pin (periphery of the clamp).

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の方法を実施するために遮蔽体を用いた
フラッシュ方法を示す断面図である。
FIG. 1 is a cross-sectional view illustrating a flash method using a shield to perform the method of the present invention.

【図2】通常のLSI製品を示す平面図である。FIG. 2 is a plan view showing a normal LSI product.

【図3】従来のフラッシュ方法を示す断面図である。FIG. 3 is a cross-sectional view showing a conventional flash method.

【図4】図3の拡大図である。FIG. 4 is an enlarged view of FIG. 3;

【符号の説明】[Explanation of symbols]

1 遮蔽体 2 先鋭部 10 LSI製品(電子部品) 11 リードピン 12 足間バリ 20 フラッシュポンチ 30 ダイ DESCRIPTION OF SYMBOLS 1 Shield 2 Sharp part 10 LSI product (electronic component) 11 Lead pin 12 Burr between feet 20 Flash punch 30 Die

フロントページの続き (58)調査した分野(Int.Cl.6,DB名) H01L 21/56Continuation of the front page (58) Field surveyed (Int.Cl. 6 , DB name) H01L 21/56

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】電子部品の足(リードピン)間バリをフラ
ッシュポンチを用いて除去するフラッシュ方法におい
て、 電子部品を収容する空間を有するフラッシュポンチを電
子部品の上方に配すると共に、ポンチ脚部の内側面に沿
う先鋭部と電子部品を収容する空間とを有する遮蔽
ポンチに対向するよう電子部品の下方に配し、電子部品
のリードピンをダイ上に係止させ且つ遮蔽の先鋭部が
リードピンの根元に軽く当接するか若しくはリードピン
の根元付近に達するまでダイ間に遮蔽を挿入し、ポン
チ及び遮蔽の空間に電子部品本体(モールド部分)を
収容しつつ、ポンチ及び遮蔽に電子部品本体を接触さ
せないで、ポンチを下げてポンチ脚部を足間に挿入する
ことを特徴とする電子部品のフラッシュ方法。
In a flash method for removing burrs between feet (lead pins) of an electronic component using a flash punch, a flash punch having a space for accommodating the electronic component is arranged above the electronic component, and a punch leg of the punch is formed. disposing a shielding body having a space for accommodating the sharpened tip and the electronic component along the inner surface below the electronic component so as to face the punch, tip portion of the lead pin to and shield is engaged on the die of the electronic component insert the shield between the dies until light reaches the base near the abutment either or lead pins at the base of the lead pin, while accommodating the electronic component body (molded part) into the space of the punch and shield, electrons punch and shield A method for flashing an electronic component, comprising lowering a punch and inserting a leg of the punch between legs without contacting the component body.
JP2410855A 1990-12-14 1990-12-14 How to flash electronic components Expired - Fee Related JP2758723B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2410855A JP2758723B2 (en) 1990-12-14 1990-12-14 How to flash electronic components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2410855A JP2758723B2 (en) 1990-12-14 1990-12-14 How to flash electronic components

Publications (2)

Publication Number Publication Date
JPH04215446A JPH04215446A (en) 1992-08-06
JP2758723B2 true JP2758723B2 (en) 1998-05-28

Family

ID=18519946

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2410855A Expired - Fee Related JP2758723B2 (en) 1990-12-14 1990-12-14 How to flash electronic components

Country Status (1)

Country Link
JP (1) JP2758723B2 (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60160132A (en) * 1984-01-30 1985-08-21 Nec Kyushu Ltd Dam resin punch for semiconductor device
JPS6331128A (en) * 1986-07-24 1988-02-09 Nec Corp Removal of resin tailing
JPS6424429A (en) * 1987-07-20 1989-01-26 Kyushu Nippon Electric Manufacture of semiconductor device
JPS6424430A (en) * 1987-07-20 1989-01-26 Kyushu Nippon Electric Manufacture of semiconductor device

Also Published As

Publication number Publication date
JPH04215446A (en) 1992-08-06

Similar Documents

Publication Publication Date Title
US5359761A (en) Method of making a header or housing for electrical connection to a hybrid circuit including an in-cavity trim of a terminal frame
JP2758723B2 (en) How to flash electronic components
JPS6447058A (en) Package for semiconductor device
JP3315255B2 (en) Resin molding method for semiconductor device, carrier frame used therefor, and resin molding device
US6030282A (en) Method and apparatus for holding, grinding and polishing a packaged semiconductor die
JP3009783B2 (en) Manufacturing method of printed wiring board
JP3157947B2 (en) Semiconductor device and manufacturing method thereof
KR920006175Y1 (en) Lead frame cutter
JP2538718B2 (en) Method for manufacturing semiconductor device
JPS6022822B2 (en) lead frame
JP2514858Y2 (en) Resin burr removal device
JPH0575001A (en) Lead frame
JP2990455B2 (en) Integrated circuit device, method of manufacturing the same, manufacturing device, and packing case
JPH07201784A (en) Method for manufacturing semiconductor device
JPS6227752B2 (en)
JP2528646Y2 (en) Wafer for electric parts
JP3270847B2 (en) Heat sink assembly
JPS61112397A (en) Cutting for lead pin of printed circuit board
JPH1027875A (en) Lead frame and molding device therefor
JPS62265794A (en) Method of press-bonding of laminated printed boards for processing
JP2848923B2 (en) Method and apparatus for processing lead frame of semiconductor device
JP2001332570A (en) Semiconductor package-based adhesive tape for fixing substrate and method of manufacturing the same
JPH0716872A (en) Pin-shaped insert molding method
JPH07120739B2 (en) Lead cutting method
JPH04324970A (en) Manufacture of semiconductor device lead frame

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees