Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP2788779B2 - Material board for circuit board - Google Patents
[go: Go Back, main page]

JP2788779B2 - Material board for circuit board - Google Patents

Material board for circuit board

Info

Publication number
JP2788779B2
JP2788779B2 JP2056428A JP5642890A JP2788779B2 JP 2788779 B2 JP2788779 B2 JP 2788779B2 JP 2056428 A JP2056428 A JP 2056428A JP 5642890 A JP5642890 A JP 5642890A JP 2788779 B2 JP2788779 B2 JP 2788779B2
Authority
JP
Japan
Prior art keywords
layer
copper
circuit board
polymer material
adhesion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2056428A
Other languages
Japanese (ja)
Other versions
JPH03259594A (en
Inventor
健一 大谷
栄一 田口
収 関
昭 株本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Furukawa Electric Co Ltd
Original Assignee
Furukawa Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Furukawa Electric Co Ltd filed Critical Furukawa Electric Co Ltd
Priority to JP2056428A priority Critical patent/JP2788779B2/en
Publication of JPH03259594A publication Critical patent/JPH03259594A/en
Application granted granted Critical
Publication of JP2788779B2 publication Critical patent/JP2788779B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Laminated Bodies (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は、コンピュータ、ワードプロセッサ等の電子
回路基板に使用される基材板に関するものである。
Description: TECHNICAL FIELD The present invention relates to a base plate used for an electronic circuit board such as a computer and a word processor.

[従来の技術] 従来、電子回路基板の素材板としては、ガラスクロス
にエポキシ樹脂等を含浸させたシート(プリプレグ)を
積層したものやポリイミドフィルム,ポリエステルフィ
ルム等を絶縁層とし、その表面に導電層として18〜75μ
m程度の厚さの銅箔を熱圧着した銅張積層板が汎用され
ている。
[Prior art] Conventionally, as a material plate of an electronic circuit board, a sheet (prepreg) in which a glass cloth impregnated with an epoxy resin or the like, a polyimide film, a polyester film, or the like is used as an insulating layer, and the surface thereof is electrically conductive. 18-75μ as layer
A copper-clad laminate obtained by thermocompression bonding a copper foil having a thickness of about m is widely used.

これらの銅張積層板において、金属である銅箔と高分
子材料層(絶縁層)との密着性を確保するために、高分
子材料層表面に特殊な表面処理(プラズマ処理等)を施
したり、あるいは銅箔表面を電気化学的に粗化したりす
ることが一般に行なわれている。
In these copper-clad laminates, a special surface treatment (plasma treatment or the like) is applied to the surface of the polymer material layer in order to secure adhesion between the metal copper foil and the polymer material layer (insulating layer). In general, the surface of a copper foil is electrochemically roughened.

この他、密着性の向上のためには、高分子材料層と銅
層の間に、クロム,ニッケル等の異種金属のアンカー層
を形成することも試みられている。
In addition, in order to improve the adhesion, an attempt has been made to form an anchor layer of a different metal such as chromium or nickel between the polymer material layer and the copper layer.

[発明が解決しようとする課題] しかしながら、上記のような従来の回路基板用素材板
において、高分子材料層や銅層の接着面に表面処理を施
すといった方法では、両者の充分な密着性が確保されな
いという問題があった。
[Problems to be Solved by the Invention] However, in the conventional circuit board material plate as described above, in a method of performing a surface treatment on a bonding surface of a polymer material layer or a copper layer, sufficient adhesion between the two is not achieved. There was a problem that it was not secured.

即ち、回路基板を製造するにあたっては、回路形成の
ためのエッチング,錫等の表面メッキを施すための薬品
処理,穴開け加工等の物理加工,半田フュージング等の
加熱処理等において種々の化学的・物理的な負荷が素材
板に加わることとなるが、従来の回路基板用素材板では
高分子材料層と銅層の密着力が不充分なため、これらの
工程を経るなかで高分子材料層と銅層の間に剥離が生じ
やすい。また、製造工程中だけでなく、電子部品を実装
する際の加熱工程や、あるいは電子機器に組み込まれて
からの経時変化によって剥離が生じる危険性もある。こ
のような高分子材料層と銅層の密着性の問題は、回路の
細密多層化・高密度実装化が進む今日、信頼性の上から
も増々重大な問題となっている。
That is, when manufacturing a circuit board, various chemical and chemical processes are performed in etching for forming a circuit, chemical treatment for applying surface plating such as tin, physical processing such as drilling, and heat treatment such as solder fusing. Although a physical load is applied to the material plate, the adhesion between the polymer material layer and the copper layer is insufficient in the conventional circuit board material plate, so that the polymer material layer and Peeling is likely to occur between copper layers. In addition, there is a risk that peeling may occur not only during the manufacturing process, but also due to a heating process at the time of mounting the electronic component or a change over time after being incorporated into the electronic device. Such a problem of the adhesion between the polymer material layer and the copper layer has become a more and more serious problem from the viewpoint of reliability in today's increasingly fine circuits and high-density packaging.

一方、高分子材料層と銅層の間に、クロム,ニッケル
等の異種金属のアンカー層を設ける方法では、ある程度
の密着性が確保されるものの、銅箔だけの場合と同じ条
件ではエッチングできず、アンカー層のエッチング工程
が繁雑となる上、特別な排水処理設備が必要となるとい
う問題があり、実用的ではない。
On the other hand, in the method of providing an anchor layer of a dissimilar metal such as chromium or nickel between the polymer material layer and the copper layer, although a certain degree of adhesion is ensured, etching cannot be performed under the same conditions as when only copper foil is used. In addition, the anchor layer etching process becomes complicated, and special wastewater treatment equipment is required, which is not practical.

この発明は、かかる点に鑑みてなされたものであり、
高分子材料層と銅層の密着性に優れ、かつ回路形成も容
易である回路基板用素材板を提供することを目的とする
ものである。
The present invention has been made in view of such a point,
It is an object of the present invention to provide a circuit board material plate that has excellent adhesion between a polymer material layer and a copper layer and that can easily form a circuit.

[課題を解決するための手段] 本発明の回路基板用素材板は、高分子材料層によって
銅層が担持されている回路基板用素材板において、前記
高分子材料層の表面に窒化銅のスパッタ蒸着層が形成さ
れ、この窒化銅のスパッタ蒸着層の表面に前記銅層が形
成されたことを特徴とする回路基板用素材板。ものであ
る。
[Means for Solving the Problems] A circuit board blank according to the present invention is a circuit board blank in which a copper layer is supported by a polymer material layer. A material plate for a circuit board, wherein a vapor deposition layer is formed, and the copper layer is formed on a surface of the copper nitride sputter vapor deposition layer. Things.

なお、本明細書においては、便宜上、回路基板用素材
「板」としているが、リジット回路基板用だけでなくフ
レキシブル回路基板用の素材となるものも含む意味であ
ることは言うまでもない。
In the present specification, for convenience, the material “plate” is used for a circuit board, but it goes without saying that the material includes not only a material for a rigid circuit board but also a material for a flexible circuit board.

[作用] 本発明の回路基板用素材板においては、高分子材料層
と銅層の間に設けられた窒化銅層が両者の密着力を高め
る機能を果たし、回路基板形成の際の錫メッキ等の置換
メッキにおける過酷な条件での薬品処理を含む各種薬品
処理や加熱処理、物理的衝撃によってもその密着力の低
下が少ない。また、窒化銅層はその上の銅層と同様な条
件で良好なエッチングを行なうことかでき、排水処理も
既存の設備をそのまま利用できる。
[Function] In the circuit board material plate of the present invention, the copper nitride layer provided between the polymer material layer and the copper layer functions to enhance the adhesion between the two, and can be used for tin plating or the like when forming the circuit board. The adhesion is not greatly reduced by various chemical treatments, including chemical treatments under severe conditions, heat treatment, and physical impact in displacement plating. In addition, the copper nitride layer can be favorably etched under the same conditions as the copper layer thereon, and the existing equipment can be used for drainage treatment as it is.

本発明の回路基板用素材板を製造するには、まず、ガ
ラス−エポキシシート,ポリイミドフィルム,ポリエス
テルフィルム,エチレン・フロロエチレン共重合体フィ
ルム等からなる高分子材料層の表面に、1000Å以下(特
に5〜300Åが好ましい)の窒化銅の薄膜を付着させ
る。通常、この素材板は曲率半径100mm程度に曲げられ
巻取られるので、この際にクラックの発生を避けるため
1000Å以下が望ましい。また、窒化銅の均一なスパッタ
を行うためには5Å以上が必要であるが、300Å以上と
なるとスパッタ時の熱にて素材にカールを生じることが
ある。
In order to manufacture the circuit board material plate of the present invention, first, a surface of a polymer material layer composed of a glass-epoxy sheet, a polyimide film, a polyester film, an ethylene / fluoroethylene copolymer film, or the like is applied to a surface of 1,000 mm or less (in particular, (Preferably 5 to 300 °). Normally, this material plate is bent to a radius of curvature of about 100 mm and wound up, so in this case to avoid the occurrence of cracks
1000 mm or less is desirable. Further, in order to perform uniform sputtering of copper nitride, 5 ° or more is required, but if it is 300 ° or more, the material may curl due to heat during sputtering.

この窒化銅層は、蒸着,CVD(化学的気相成長法),ゾ
ルゲル法等のセラミック膜形成方法等によって形成され
るが、特に、銅をターゲット,窒素ガスをキャリアガス
として用いた反応性スパッター蒸着法によって形成する
ことが好ましい。この際、高分子材料層にポリイミドフ
ィルムを用いると、より良好な結果が得られる。また、
高分子材料層の表面に対して、窒素ガス,酸素ガス,ア
ルゴンガス等のプラズマ処理を行なうことによって窒化
銅層の密着性を高めることができる。このとき、窒素ガ
スのプラズマ処理を採用すれば、キャリアガスが同一と
なるため、窒化銅層を形成する際の反応性スパッター蒸
着法と一体の真空系のインラインプロセス化が可能であ
る。
This copper nitride layer is formed by a ceramic film forming method such as vapor deposition, CVD (chemical vapor deposition), or sol-gel method. In particular, reactive sputtering using copper as a target and nitrogen gas as a carrier gas is used. It is preferable to form by an evaporation method. In this case, when a polyimide film is used for the polymer material layer, better results can be obtained. Also,
By subjecting the surface of the polymer material layer to plasma treatment with nitrogen gas, oxygen gas, argon gas, or the like, the adhesion of the copper nitride layer can be increased. At this time, if a plasma treatment of nitrogen gas is employed, the carrier gas becomes the same, so that a vacuum-based in-line process can be integrated with the reactive sputter deposition method for forming the copper nitride layer.

次に、上記のようにして形成した窒化銅層の上に、蒸
着法,メッキ法及びそれらの組み合わせによって銅層を
形成させるが、スパッター蒸着法にて0.1〜1μmの膜
厚とし、その後必要に応じて電気メッキを行なうことが
望ましい。また、窒化銅層の表面に窒素ガス,酸素ガ
ス,アルゴンガス等のプラズマ処理を行なうことによ
り、窒化銅層と銅層の密着性を高めることができる。
Next, a copper layer is formed on the copper nitride layer formed as described above by a vapor deposition method, a plating method, or a combination thereof. It is desirable to perform electroplating accordingly. Further, by subjecting the surface of the copper nitride layer to a plasma treatment using a nitrogen gas, an oxygen gas, an argon gas, or the like, the adhesion between the copper nitride layer and the copper layer can be improved.

[実施例] 第1図(a)〜(d)は本発明実施例による回路基板
用素材板の製造工程を示す断面図である。
Embodiments FIGS. 1A to 1D are cross-sectional views showing a process for manufacturing a circuit board blank according to an embodiment of the present invention.

本実施例においては、高分子材料層としての50μm厚
のポリイミドフィルム1(商品名:カプトン200H,米国
デュポン社製)を用い、このポリイミドフィルム1の表
面にアルゴンプラズマ処理を施した後(第1図
(a))、銅をターゲット,窒素をキャリアガスとて反
応性スパッター法により200Åの窒化銅層2を設けた
(第1図(b))。その後、アルゴンをキャリアガスと
したスパッター法により窒化銅層2上に1μmの銅層3
を設けた(第1図(c))。そして、更にその上に電解
メッキを施し、スパッター法による銅層3と電解メッキ
による銅層4の全体の厚さを35μmとして、第1図
(d)に示されるような回路基板用素材板を作製した。
In this embodiment, a 50 μm-thick polyimide film 1 (trade name: Kapton 200H, manufactured by Dupont, USA) as a polymer material layer was used, and after the surface of the polyimide film 1 was subjected to argon plasma treatment (first (A), a copper nitride layer 2 of 200 ° was provided by reactive sputtering using copper as a target and nitrogen as a carrier gas (FIG. 1 (b)). Thereafter, a 1 μm copper layer 3 is formed on the copper nitride layer 2 by sputtering using argon as a carrier gas.
(FIG. 1 (c)). Then, electrolytic plating is further performed thereon, and the entire thickness of the copper layer 3 formed by the sputtering method and the copper layer 4 formed by the electrolytic plating is set to 35 μm, and a circuit board material plate as shown in FIG. Produced.

次に、上記のようにして作製した回路基板用素材板に
ついて、ポリイミドフィルム1と銅層3,4間の剥離試験
を行なったところ、10mm幅当り1.8kgの引き剥がし強さ
が得られた。
Next, a peel test between the polyimide film 1 and the copper layers 3 and 4 was performed on the circuit board material plate manufactured as described above, and a peel strength of 1.8 kg per 10 mm width was obtained.

また、比較品として、窒化銅層を形成しない以外は上
記の実施例品と同様の構成の回路基板用素材板につい
て、剥離試験を行なったところ、10mm幅当り0.8kgと実
施例品のものの半分以下の引き剥がし強さしか得られな
かった。
Also, as a comparative product, a peel test was performed on a circuit board material plate having the same configuration as that of the above-described example product except that the copper nitride layer was not formed, and 0.8 kg per 10 mm width was half that of the example product. Only the following peel strengths were obtained.

また、得られた回路基板用素材板に、フォトリソグラ
フィにて導体幅50μm,導体間ピッチ100μmの回路パタ
ーンを形成した。この工程は、アルカリ現像タイプのレ
ジストを使用し、1.1.1トリクロルエタンにて現像処理
を行い、塩化第2鉄水溶液にて銅及び窒化銅のエッチン
グを行ない、アセトンにてレジストの剥離処理を行な
い、塩酸とテトラフルオロホウ酸による酸性の塩化第1
錫水溶液を主成分とした無電解錫メッキを行なった。か
かる工程中、ポリイミドフィルムと導体間に剥離の発生
はなかった。また、作製された回路パターンについて50
0g/cmに相当する粘着テープの貼着・剥離試験を行なっ
たが、両者間の剥離は生じなかった。
A circuit pattern having a conductor width of 50 μm and a conductor pitch of 100 μm was formed on the obtained circuit board material plate by photolithography. In this step, using an alkali developing type resist, perform development processing with 1.1.1 trichloroethane, perform etching of copper and copper nitride with an aqueous ferric chloride solution, and perform stripping processing of the resist with acetone. Acid chloride with hydrochloric acid, hydrochloric acid and tetrafluoroboric acid
Electroless tin plating was performed using a tin aqueous solution as a main component. During this step, no peeling occurred between the polyimide film and the conductor. In addition, 50
A sticking / peeling test of the pressure-sensitive adhesive tape corresponding to 0 g / cm was performed, but no peeling occurred between the two.

一方、比較のため、窒化銅層を介在させずに作製した
回路基板用素材板について同様の工程を施したところ、
回路パターンの作製工程中にポリイミドと導体間に一部
剥離が発生し、また粘着テープの貼着・剥離試験では導
体はフィルムから全面剥離してしまった。
On the other hand, for comparison, when the same process was performed on a circuit board material plate manufactured without a copper nitride layer interposed,
Partially peeling occurred between the polyimide and the conductor during the process of forming the circuit pattern, and the conductor was completely peeled off from the film in the adhesion / peeling test of the adhesive tape.

[発明の効果] 以上のように、本発明の回路基板用素材板は、高分子
材料層と銅層の間に窒化銅層が設けられているので、両
者の密着性が従来に比べて大幅に向上しており、回路形
成の際の薬品処理,物理加工,熱処理,更には部品実装
工程等の後加工においても密着性の低下が少なく、高分
子材料層と銅層の剥離が生じにくい。
[Effect of the Invention] As described above, in the circuit board material plate of the present invention, the copper nitride layer is provided between the polymer material layer and the copper layer. Adhesion is less likely to decrease even in post-processing such as chemical processing, physical processing, heat treatment, and component mounting in forming a circuit, and peeling of the polymer material layer and the copper layer hardly occurs.

また、本発明の回路基板用素材板は、銅層だけの従来
品と同様な条件でエッチングを行なうことができ、新た
に特別な排水処理を行なう必要もないので、既存の設備
を使用して容易に回路形成することができるという利点
もある。
In addition, the circuit board material plate of the present invention can be etched under the same conditions as conventional products using only a copper layer, and there is no need to newly perform a special drainage treatment. There is also an advantage that a circuit can be easily formed.

絶縁層(高分子材料層)と導体層(銅層)の密着性に
優れた本発明の回路基板用素材板は、回路の細密多層化
・高密度実装化が進む今日、工業的価値は大である。
The circuit board material plate of the present invention, which has excellent adhesion between the insulating layer (polymer material layer) and the conductor layer (copper layer), has great industrial value today, as circuits are becoming more densely multilayered and densely packed. It is.

【図面の簡単な説明】[Brief description of the drawings]

第1図(a)〜(d)は本発明実施例による回路基板用
素材板の製造工程を示す断面図である。 [主要部分の符号の説明] 1……ポリイミドフィルム(高分子材料層) 2……窒化銅層 3……スパッター法による銅層 4……電解メッキによる銅層
1 (a) to 1 (d) are cross-sectional views showing steps of manufacturing a circuit board blank according to an embodiment of the present invention. [Description of Signs of Main Parts] 1... Polyimide film (polymer material layer) 2... Copper nitride layer 3... Copper layer by sputtering method 4.

フロントページの続き (72)発明者 株本 昭 東京都千代田区丸の内2丁目6番1号 古河電気工業株式会社内 (56)参考文献 特開 平2−301907(JP,A) 特開 昭56−142869(JP,A) (58)調査した分野(Int.Cl.6,DB名) H05K 3/00,3/10 - 3/24,3/38 B32B 15/08 C23C 14/00 - 14/58Continuation of the front page (72) Inventor Akira Stockmoto 2-6-1 Marunouchi, Chiyoda-ku, Tokyo Furukawa Electric Co., Ltd. (56) References JP-A-2-301907 (JP, A) JP-A-56- 142869 (JP, A) (58) Field surveyed (Int. Cl. 6 , DB name) H05K 3/00, 3/10-3/24, 3/38 B32B 15/08 C23C 14/00-14/58

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】高分子材料層によって銅層が担持されてい
る回路基板用素材板において、前記高分子材料層の表面
に窒化銅のスパッタ蒸着層が形成され、この窒化銅のス
パッタ蒸着層の表面に前記銅層が形成されたことを特徴
とする回路基板用素材板。
In a circuit board material plate in which a copper layer is supported by a polymer material layer, a sputter-deposited layer of copper nitride is formed on a surface of the polymer material layer, and A material plate for a circuit board, wherein the copper layer is formed on a surface.
JP2056428A 1990-03-09 1990-03-09 Material board for circuit board Expired - Fee Related JP2788779B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2056428A JP2788779B2 (en) 1990-03-09 1990-03-09 Material board for circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2056428A JP2788779B2 (en) 1990-03-09 1990-03-09 Material board for circuit board

Publications (2)

Publication Number Publication Date
JPH03259594A JPH03259594A (en) 1991-11-19
JP2788779B2 true JP2788779B2 (en) 1998-08-20

Family

ID=13026820

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2056428A Expired - Fee Related JP2788779B2 (en) 1990-03-09 1990-03-09 Material board for circuit board

Country Status (1)

Country Link
JP (1) JP2788779B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6042929A (en) * 1998-03-26 2000-03-28 Alchemia, Inc. Multilayer metalized composite on polymer film product and process
JP2000165002A (en) * 1998-11-26 2000-06-16 Furontekku:Kk Electronic device board therefor, its manufacture and electronic device
JP2000294921A (en) 1999-04-01 2000-10-20 Victor Co Of Japan Ltd Printed circuit board and manufacture thereof
JP2007036571A (en) * 2005-07-26 2007-02-08 Shinko Electric Ind Co Ltd Semiconductor device and manufacturing method thereof
DE102007021896A1 (en) * 2007-05-10 2008-11-20 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Flexible printed circuit board material and method of making the same
CN102090158A (en) * 2008-07-22 2011-06-08 国立大学法人东北大学 Wiring substrate and manufacturing method thereof

Also Published As

Publication number Publication date
JPH03259594A (en) 1991-11-19

Similar Documents

Publication Publication Date Title
US7523548B2 (en) Method for producing a printed circuit board
US5670262A (en) Printing wiring board(s) having polyimidebenzoxazole dielectric layer(s) and the manufacture thereof
JP2001007468A (en) Wiring board, multilayered wiring board, and their manufacture
CN100454502C (en) Manufacturing method of multilayer wiring substrate, multilayer wiring substrate, and electronic device using same
JPS59175785A (en) Circuit board
WO2002007487A1 (en) Production method for copper-clad laminated sheet
JPH09136378A (en) Copper thin film substrate and printed wiring board
JPH1075053A (en) Method of manufacturing flexible metal foil laminate
JP2004273577A (en) Shield film and its manufacturing method
JP2788779B2 (en) Material board for circuit board
CN209462709U (en) A kind of substrate and wiring board with carrier
JP3265027B2 (en) Polyimide film with metal film
JP2004009357A (en) Metallized / metallized laminated film and electronic parts using the same
JP2000340948A (en) Method for improving adhesion between copper and resin and multilayer wiring board manufactured using the same
JPH08281866A (en) Method for manufacturing flexible metal foil laminate
JP3155565B2 (en) Manufacturing method of printed wiring board
JP3534194B2 (en) Manufacturing method of insulating substrate with thin metal layer
JPH045888A (en) Printed wiring board
JP2002353597A (en) Metal transfer sheet, method for manufacturing the same, and printed circuit board
JPH10178241A (en) Printed wiring board and manufacturing method thereof
KR20170071205A (en) Flexible copper clad laminate fim and method of manufacturing the same
JP2003332713A (en) Adhesive-free flexible metal laminate, flexible wiring board using the same, and method of manufacturing the same
JP2862721B2 (en) Printed board
JPH05152692A (en) Flexible printed board
JP2005244039A (en) Printed wiring board and manufacturing method thereof

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090605

Year of fee payment: 11

LAPS Cancellation because of no payment of annual fees