JP2871843B2 - Power supply - Google Patents
Power supplyInfo
- Publication number
- JP2871843B2 JP2871843B2 JP32115590A JP32115590A JP2871843B2 JP 2871843 B2 JP2871843 B2 JP 2871843B2 JP 32115590 A JP32115590 A JP 32115590A JP 32115590 A JP32115590 A JP 32115590A JP 2871843 B2 JP2871843 B2 JP 2871843B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- rectifier circuit
- doubler rectifier
- power supply
- voltage doubler
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Rectifiers (AREA)
Description
【発明の詳細な説明】 ［産業上の利用分野］ 本発明は電源装置に係り、特に高圧電源トランスの２
次側巻線に、ダイオード、コンデンサの組み合わせから
成る倍電圧整流回路を接続して構成される電源装置に関
する。DETAILED DESCRIPTION OF THE INVENTION [Industrial Application Field] The present invention relates to a power supply device, and in particular, to a high-voltage power supply transformer.
The present invention relates to a power supply device configured by connecting a voltage doubler rectifier circuit including a combination of a diode and a capacitor to a secondary winding.
［従来技術］ 第３図に従来のこの種の電源装置を示す。図におい
て、高圧変圧器の２次巻線１には、４個のダイオードD1
〜D4と４個のコンデンサC1〜C4からなる倍電圧整流回路
２が接続されており、倍電圧整流回路２の出力端には負
荷３が接続される。[Prior Art] FIG. 3 shows a conventional power supply of this type. In the figure, the secondary winding 1 of the high-voltage transformer has four diodes D1
DD4 and four capacitors C1 to C4 are connected to a voltage doubler rectifier circuit 2, and a load 3 is connected to an output terminal of the voltage doubler rectifier circuit 2.
尚、V1は２次巻線１の入力電圧、V2はコンデンサC1の
出力端電圧、V3はコンデンサC2の出力電圧、V0はコンデ
ンサC4の出力電圧、すなわち倍電圧整流回路２によって
得られる出力電圧である。V1 is the input voltage of the secondary winding 1, V2 is the output terminal voltage of the capacitor C1, V3 is the output voltage of the capacitor C2, and V0 is the output voltage of the capacitor C4, that is, the output voltage obtained by the voltage doubler rectifier circuit 2. is there.
第４図は上記電源装置の各端子電圧V1、V2、V3、V4、
V0を示すもので、２次巻線の入力電圧V1は昇圧、平滑を
くりかえして倍圧され、図に示すごとき倍圧された電圧
V0を出力として得ている。FIG. 4 shows the terminal voltages V1, V2, V3, V4,
Indicates V0, and the input voltage V1 of the secondary winding is boosted and smoothed repeatedly and doubled, and the doubled voltage as shown in the figure
V0 is obtained as output.
上記従来装置はダイオード４個、コンデンサ４個で構
成される半波倍電圧整流回路を用いており、最終段のコ
ンデンサが直列接続となるため、その平滑容量が半減
し、出力リップル電圧が大きいという課題があった。The above conventional device uses a half-wave voltage rectifier circuit composed of four diodes and four capacitors. Since the last stage capacitor is connected in series, its smoothing capacity is reduced by half and the output ripple voltage is large. There were challenges.
本発明は上記課題を解決するために成されたもので、
リップル電圧を低減できる電源装置の提供することを目
的としている。The present invention has been made to solve the above problems,
It is an object of the present invention to provide a power supply device capable of reducing a ripple voltage.
［課題を解決するための手段］ 上記目的を達成するため、本発明は、高圧変圧器の２
次巻線と、該巻線に接続され、ダイオードとコンデンサ
との組み合わせにより形成される倍電圧整流回路とで構
成される電源装置であって、高圧変圧器の２次側に互い
に逆位相に接続される２個の巻線と、該巻線の各々に接
続され、ダイオードとコンデンサとの組み合わせから成
る第１、第２の倍電圧整流回路とを備え、前記第１の倍
電圧整流回路の出力端は第２の倍電圧整流回路の入力端
に接続されていることを特徴としている。[Means for Solving the Problems] To achieve the above object, the present invention provides a high voltage transformer 2
A power supply device comprising: a secondary winding; and a voltage doubler rectifier circuit connected to the winding and formed by a combination of a diode and a capacitor. The power supply device is connected to a secondary side of a high-voltage transformer in opposite phases. And a first and a second voltage doubler rectifier circuit connected to each of the windings and comprising a combination of a diode and a capacitor. The output of the first voltage doubler rectifier circuit The terminal is connected to the input terminal of the second voltage doubler rectifier circuit.
［作用］ 上記構成では、第１の倍電圧整流回路によって得られ
た出力のリップル電圧と、第２の倍電圧整流回路によっ
て得られた出力のリップル電圧は互いに相殺され、最終
的に得られる出力電圧は低減されたものとなる。[Operation] In the configuration described above, the output ripple voltage obtained by the first voltage doubler rectifier circuit and the output ripple voltage obtained by the second voltage doubler rectifier circuit cancel each other out, and the finally obtained output is obtained. The voltage will be reduced.
［実施例］ 第１図は本発明の１実施例による電源装置である。FIG. 1 shows a power supply device according to an embodiment of the present invention.
高圧変圧器の２次巻線は、互いに逆相に接続された第
１巻線1aおよび第２巻線1bとからなり、各々の巻線1a、
1bにはダイオード、コンデンサの組み合わせから成る第
１、第２の倍電圧整流回路2a、2bがそれぞれ接続され
る。第１、第２の倍電圧整流回路2a、2bは各々２個のダ
イオードD1、D2（D3、D4）および２個のコンデンサC1、
C2（C3、C4）から構成される公知の半波倍電圧整流回路
である。第１の倍電圧整流回路2aの出力端、すなわちコ
ンデンサC2の出力端は第２の倍電圧整流回路の入力端、
すなわちコンデンサC4の入力端に接続され、第１の倍電
圧整流回路2aの入力端と第２の倍電圧整流回路2bの出力
端との間に負荷３が挿入される。The secondary winding of the high-voltage transformer is composed of a first winding 1a and a second winding 1b connected in opposite phases to each other, and each winding 1a,
First and second voltage doubler rectifier circuits 2a and 2b each composed of a combination of a diode and a capacitor are connected to 1b. The first and second voltage doubler rectifier circuits 2a and 2b each include two diodes D1 and D2 (D3 and D4) and two capacitors C1 and
It is a known half-wave voltage doubler rectifier circuit composed of C2 (C3, C4). An output terminal of the first voltage doubler rectifier circuit 2a, that is, an output terminal of the capacitor C2 is an input terminal of the second voltage doubler rectifier circuit,
That is, the load 3 is connected to the input terminal of the capacitor C4, and is inserted between the input terminal of the first voltage doubler rectifier circuit 2a and the output terminal of the second voltage doubler rectifier circuit 2b.
第２図は上記電源装置の動作を示す図で、従来装置と
同様に出力電圧V0は昇圧される。この際、第１の倍電圧
整流回路2aの出力V3には図に示すごときリップル電圧が
生ずる。しかし、第１巻線1aと第２巻線1bとの電圧が逆
位相であるため、第２の倍電圧整流回路2bによって発生
するリップル電圧が、前記リップル電圧と逆位相に生じ
るため、第２図に破線で示すように、両方のリップル電
圧成分が互いに打ち消し合い、出力電圧V0のリップル電
圧を低減させることになる。FIG. 2 is a diagram showing the operation of the power supply device, and the output voltage V0 is boosted similarly to the conventional device. At this time, a ripple voltage is generated at the output V3 of the first voltage doubler rectifier circuit 2a as shown in FIG. However, since the voltage between the first winding 1a and the second winding 1b is in the opposite phase, the ripple voltage generated by the second voltage doubler rectifier circuit 2b is generated in the opposite phase to the ripple voltage. As shown by the broken line in the figure, both ripple voltage components cancel each other, and the ripple voltage of the output voltage V0 is reduced.
［発明の効果］ 本発明は以上説明したように、互いに逆位相の倍電圧
整流回路を重畳しているため、最終段の出力電圧のリッ
プル電圧成分を低減させることができる。また、従来装
置と同等のリップル電圧発生が容認されるのであれば、
容量が半分のコンデンサを用いることができ、コストダ
ウンに有効となる。[Effects of the Invention] As described above, since the voltage doubler rectifier circuits of the opposite phases are superimposed on each other, the ripple voltage component of the output voltage at the final stage can be reduced. If ripple voltage generation equivalent to the conventional device is acceptable,
A capacitor with half the capacity can be used, which is effective for cost reduction.
第１図は本発明の実施例の電源装置の回路図、第２図は
本発明実施例の電源装置における出力波形図、第３図は
従来の電源装置の回路図、第４図は従来の電源装置にお
ける出力波形図である。 １……高圧変圧器の２次巻線、1a……第１巻線、1b……
第２巻線、２……倍電圧整流回路、2a……第１の倍電圧
整流回路、2b……第２の倍電圧整流回路、３……負荷、
C1〜C4……コンデンサ、D1〜D4……ダイオード。1 is a circuit diagram of a power supply device according to an embodiment of the present invention, FIG. 2 is an output waveform diagram of the power supply device of the embodiment of the present invention, FIG. 3 is a circuit diagram of a conventional power supply device, and FIG. FIG. 4 is an output waveform diagram in the power supply device. 1. Secondary winding of high voltage transformer, 1a ... First winding, 1b ...
2nd winding, 2 ... double voltage rectifier circuit, 2a ... 1st voltage doubler rectifier circuit, 2b ... 2nd voltage doubler rectifier circuit, 3 ... load,
C1 to C4: capacitors, D1 to D4: diodes.
Claims (1)
に接続され、ダイオードとコンデンサとの組み合わせに
より形成される倍電圧整流回路とで構成される電源装置
であって、高圧変圧器の２次側に互いに逆位相に接続さ
れる２個の巻線と、該巻線の各々に接続され、ダイオー
ドとコンデンサとの組み合わせから成る第１、第２の倍
電圧整流回路とを備え、前記第１の倍電圧整流回路の出
力端は第２の倍電圧整流回路の入力端に接続されている
ことを特徴とする電源装置。1. A power supply device comprising: a secondary winding of a high-voltage transformer; and a voltage doubler rectifier circuit connected to the secondary winding and formed by a combination of a diode and a capacitor. , Two windings connected to the secondary side of the high-voltage transformer in opposite phases, and a first and second voltage doubler rectifier circuit connected to each of the windings and comprising a combination of a diode and a capacitor. Wherein the output terminal of the first voltage doubler rectifier circuit is connected to the input terminal of the second voltage doubler rectifier circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP32115590A JP2871843B2 (en) | 1990-11-27 | 1990-11-27 | Power supply |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP32115590A JP2871843B2 (en) | 1990-11-27 | 1990-11-27 | Power supply |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH04193062A JPH04193062A (en) | 1992-07-13 |
| JP2871843B2 true JP2871843B2 (en) | 1999-03-17 |
Family
ID=18129421
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP32115590A Expired - Lifetime JP2871843B2 (en) | 1990-11-27 | 1990-11-27 | Power supply |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2871843B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103259437B (en) * | 2012-02-15 | 2017-05-10 | 欧司朗股份有限公司 | Load actuator and method for reducing output ripple current of load actuator |
-
1990
- 1990-11-27 JP JP32115590A patent/JP2871843B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH04193062A (en) | 1992-07-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5796598A (en) | Voltage-converting circuit for the power supply of an electrical consumer of high output, particularly a bobbin winding machine | |
| JP4323049B2 (en) | Power converter | |
| JP2579077B2 (en) | Inverter welding power supply | |
| JP3290746B2 (en) | Low-loss power supply including DC / DC converter | |
| JP2871843B2 (en) | Power supply | |
| JPH01198274A (en) | Controllable dc voltage converter | |
| JP2700801B2 (en) | DC-DC converter | |
| JP3316858B2 (en) | Constant voltage / constant frequency power supply | |
| JPH06292369A (en) | Uninterruptible power supply device | |
| JP2003116233A (en) | Uninterruptible power system | |
| JPH0759360A (en) | Uninterruptive power unit | |
| JPH0431830Y2 (en) | ||
| JP3225271B2 (en) | Electronic AC step-down circuit | |
| JPS5840429B2 (en) | Multiplex current source inverter device | |
| JPS6316313Y2 (en) | ||
| JPS6037039Y2 (en) | rectifier circuit | |
| JPH0412667A (en) | Power supply circuit | |
| JPH1169815A (en) | Power supply unit | |
| JPH0733588Y2 (en) | DC / DC converter circuit | |
| JPH06292370A (en) | Uninterruptible power supply device | |
| JPS5941600Y2 (en) | X-ray device | |
| JPH0619320Y2 (en) | Common mode noise reduction circuit | |
| JPS645989Y2 (en) | ||
| JPH073835Y2 (en) | Switching regulator | |
| JPS5939834Y2 (en) | rectifier circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080108 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 10 Free format text: PAYMENT UNTIL: 20090108 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 11 Free format text: PAYMENT UNTIL: 20100108 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 12 Free format text: PAYMENT UNTIL: 20110108 |
|
| EXPY | Cancellation because of completion of term |