Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP2882014B2 - Switch drive circuit - Google Patents
[go: Go Back, main page]

JP2882014B2 - Switch drive circuit - Google Patents

Switch drive circuit

Info

Publication number
JP2882014B2
JP2882014B2 JP2239306A JP23930690A JP2882014B2 JP 2882014 B2 JP2882014 B2 JP 2882014B2 JP 2239306 A JP2239306 A JP 2239306A JP 23930690 A JP23930690 A JP 23930690A JP 2882014 B2 JP2882014 B2 JP 2882014B2
Authority
JP
Japan
Prior art keywords
circuit
phase
output
contact
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2239306A
Other languages
Japanese (ja)
Other versions
JPH04118820A (en
Inventor
稔 石川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP2239306A priority Critical patent/JP2882014B2/en
Publication of JPH04118820A publication Critical patent/JPH04118820A/en
Application granted granted Critical
Publication of JP2882014B2 publication Critical patent/JP2882014B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Keying Circuit Devices (AREA)
  • Contacts (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は温度調節装置のように電流を頻繁に開閉する
主接点を有する開閉器の駆動回路に関する。
Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a drive circuit of a switch having a main contact for frequently opening and closing a current, such as a temperature controller.

〔従来の技術〕[Conventional technology]

直流電流を開閉するため互いに相対する2つの接点は
一方の接点の一部が溶融または蒸発して他方の接点側に
移動する移転現象があることは良く知られている。電磁
開閉器のように負荷に交流電流を流す場合でもこれを開
閉するときの通電方向が常に一定であると直流電流の開
閉と同じ効果が生じ、互いに接触する両接点の間に接点
の移転現象が起こり、両接点の接触面に凹凸を生じ、接
触面が荒れ、接触抵抗が大きくなり、ついには凹凸が嵌
合してしまい両接点が閉成した状態でロックされてしま
うという欠点があった。これを防止するために普通移転
現象を起こし難い接点材料を採用しているが必ずしも十
分でなく、移転現象を軽減してもなお接触抵抗が増加す
るなどの欠点があった。
It is well known that two contacts facing each other to open and close DC current have a transfer phenomenon in which a part of one contact melts or evaporates and moves to the other contact side. Even when an AC current flows through a load, such as an electromagnetic switch, the same effect as switching DC current occurs if the direction of current when switching the current is always constant, and the transfer phenomenon of contacts between the two contacts that contact each other Occurs, and the contact surfaces of the two contacts have irregularities, the contact surfaces are roughened, the contact resistance increases, and finally the irregularities are fitted and the two contacts are locked in a closed state. . In order to prevent this, a contact material which does not easily cause the transfer phenomenon is usually employed, but is not always sufficient, and there is a disadvantage that the contact resistance is still increased even if the transfer phenomenon is reduced.

そこで交流電源の電圧を半波整流する入力信号回路部
と、この入力信号回路部の電圧を判別して出力信号を出
力するシュミット回路とを備え、このシュミット回路の
出力信号により開閉器を駆動する開閉器の駆動回路にお
いて、前記交流電源の電圧の周波数より低い周波数の信
号を出力する発振器を設け、この発振器の信号と、前記
シュミット回路の出力信号との論埋出力により前記開閉
器を駆動するようにした開閉器の駆動回路が公表されて
いる(特開昭63−94522号公報)。この開閉器の駆動回
路では発振器の出力信号とシュミット回路の出力信号の
論理出力により、駆動回路の吸引,釈放による接点の開
閉時期を、交流電源の電圧の位相に対しランダムにして
接点の移転現象を防止し、接点の寿命延長を図ってい
る。
Therefore, an input signal circuit for half-wave rectifying the voltage of the AC power supply and a Schmitt circuit for determining the voltage of the input signal circuit and outputting an output signal are provided, and the switch is driven by the output signal of the Schmitt circuit. In a switch drive circuit, an oscillator that outputs a signal having a frequency lower than the frequency of the voltage of the AC power supply is provided, and the switch is driven by a logical output of a signal of the oscillator and an output signal of the Schmitt circuit. A drive circuit for such a switch has been disclosed (JP-A-63-94522). The switching circuit of this switch uses the logic output of the output signal of the oscillator and the output signal of the Schmitt circuit to randomly change the timing of opening and closing the contacts due to the suction and release of the drive circuit with respect to the phase of the voltage of the AC power supply. And to extend the life of the contacts.

〔発明が解決しようとする課題〕[Problems to be solved by the invention]

このような従来の構成でもなお接点の開閉時の通電方
向が一方に片寄ることがあり、十分とはいえない。
Even in such a conventional configuration, the energizing direction at the time of opening / closing the contact may be biased to one side, which is not sufficient.

そこで本発明の目的は、より確実に接点の移転現象を
防止し、従来のものより接点寿命を長くする開閉器の駆
動回路を提供することにある。
SUMMARY OF THE INVENTION It is an object of the present invention to provide a switch drive circuit that more reliably prevents a contact transfer phenomenon and prolongs a contact life as compared with a conventional one.

〔課題を解決するための手段〕[Means for solving the problem]

上述の課題を解決するため本発明は、駆動接点のオン
・オフにより主接点を開閉する開閉器の駆動回路におい
て、前記主接点の開閉位相を設定し、かつこの開閉位相
を開閉ごとに正位相と負位相とに切換える位相制御部を
設け、該、位相制御部はこの開閉器で開閉すべき電源を
整流した半波電圧と180°位相の異なる方形波電圧を発
生する方形波発生同路と、この方形波発生回路が発生し
た方形波電圧を積分する積分回路と、この積分回路の出
力を反転回路を介して微分する第1の微分回路と、前記
積分回路の出力を反転した電圧をさらに反転回路を介し
て微分する第2の微分回路と、この第1,第2の微分回路
の出力をクロック入力とし駆動接点のオン・オフごとに
出力のレベルが切換わるフリップフロップとを備え、こ
のフリップフロップの出力と前記第1,第2の微分回路の
出力との論埋積を駆動出力とすることを特徴とする。さ
らに積分回路はコンデンサと抵抗とからなり、この抵抗
はその出力位相を十分大きく変化させ得る抵抗値を有す
る可変抵抗であることを特徴とする。
In order to solve the above-described problems, the present invention provides a drive circuit for a switch that opens and closes a main contact by turning on and off a drive contact, wherein the switching phase of the main contact is set, and the switching phase is set to a positive phase for each switching. And a phase control unit for switching to a negative phase, wherein the phase control unit generates a square wave voltage that generates a square wave voltage having a 180 ° phase difference from a half-wave voltage obtained by rectifying a power supply to be opened and closed by the switch. An integrating circuit for integrating the square wave voltage generated by the square wave generating circuit, a first differentiating circuit for differentiating the output of the integrating circuit via an inverting circuit, and a voltage obtained by inverting the output of the integrating circuit. A second differentiating circuit for differentiating through an inverting circuit, and a flip-flop that uses the output of the first and second differentiating circuits as a clock input and switches the output level every time the drive contact is turned on and off. Flip-flop output A drive output is obtained by embedding the logical product of the force and the outputs of the first and second differentiating circuits. Further, the integration circuit is composed of a capacitor and a resistor, and the resistor is a variable resistor having a resistance value capable of changing its output phase sufficiently.

〔作用〕[Action]

接点の消耗は投入時の接点のバウンス時間に関係して
いる。また接点のバウンス時間は、駆動部の電磁コイル
に通電し、固定鉄心に可動鉄心を吸引させたときの可動
鉄心の反発力に関係する。さらに可動鉄心の反発力は電
磁コイルに流す電流の位相に関係するから開閉器の投入
位相はバウンス時間の最も少ない位相で投入することが
望ましく、この開閉位相を積分回路の可変抵抗で設定
し、さらにこの開閉位相を位相制御部で主接点の開閉ご
とに正位相と負位相に切換えて接点が一方に転移するこ
とを防止する。なお積分回路の可変抵抗を変えることに
より開閉位相を手動で調整できる。
Contact wear is related to the contact bounce time at closing. The contact bounce time is related to the repulsive force of the movable iron core when the electromagnetic coil of the drive unit is energized and the movable iron core is attracted to the fixed iron core. Furthermore, since the repulsive force of the movable core is related to the phase of the current flowing through the electromagnetic coil, it is desirable that the closing phase of the switch be closed with the phase with the shortest bounce time, and this switching phase is set by the variable resistor of the integrating circuit, Further, the opening / closing phase is switched between a positive phase and a negative phase each time the main contact is opened / closed by the phase control unit, thereby preventing the contact from shifting to one side. The switching phase can be manually adjusted by changing the variable resistance of the integration circuit.

〔実施例〕〔Example〕

第1図は本発明による開閉器の駆動回路の一実施例を
示すブロック図である。ここで開閉器の駆動回路は入力
部1、位相制御部2、出力部3、電源部4を備え、入力
部1は駆動接点5の接点信号を位相制御部2に入力する
ように接続され、位相制御部2の出力端は出力部3に接
続され、出力部3は交流電源7,負荷8と直列に接続され
た主接点6を備えている。この入力部1,位相制御部2,出
力部3は交流電源7を整流し、平滑化した制御電源Vcc
で駆動され、別に交流電源7を半波整流した信号電圧VA
が位相制御部2に印加されるように接続されている。
FIG. 1 is a block diagram showing an embodiment of a switch driving circuit according to the present invention. Here, the drive circuit of the switch includes an input unit 1, a phase control unit 2, an output unit 3, and a power supply unit 4. The input unit 1 is connected to input a contact signal of a drive contact 5 to the phase control unit 2, The output terminal of the phase control unit 2 is connected to the output unit 3, and the output unit 3 includes an AC power supply 7 and a main contact 6 connected in series with a load 8. The input unit 1, the phase control unit 2, and the output unit 3 rectify and smooth the AC power supply 7 to a control power supply Vcc.
Signal voltage V A that is driven by
Are connected so as to be applied to the phase control unit 2.

駆動接点5が閉じるとこの信号が入力部1を介して位
相制御部2に入力し、位相制御部2は予め設定された電
圧位相で出力部3の主接点6を閉じ負荷8に通電する。
駆動接点5が開くとこの信号が入力部1を介して位相制
御部2に入力し、位相制御部2は投入時と同じ位相で出
力部3主接点6を開き、負荷8の電流を遮断する。次に
駆動接点5が閉じるとこの信号が入力部1を介して位相
制御部2に入力し、位相制御部2は前回閉じた電圧位相
からはば180°ずれた位相で出力部3の主接点6を閉じ
負荷に通電する。駆動接点5が再び開くと主接点6は前
回開いた位相からほぼ180°ずれた位相で開き負荷8の
電流を遮断する。このようにして位相制御部2は既に設
定された開閉位相で主接点の開閉ごとに開閉位相をほぼ
正負180°ずらせて開閉する。
When the drive contact 5 is closed, this signal is input to the phase control unit 2 via the input unit 1, and the phase control unit 2 closes the main contact 6 of the output unit 3 at a preset voltage phase and energizes the load 8.
When the drive contact 5 is opened, this signal is input to the phase control unit 2 via the input unit 1, and the phase control unit 2 opens the main contact 6 of the output unit 3 with the same phase as when the power is turned on, and cuts off the current of the load 8. . Next, when the drive contact 5 is closed, this signal is input to the phase control unit 2 via the input unit 1, and the phase control unit 2 outputs the main contact of the output unit 3 at a phase shifted by 180 ° from the previously closed voltage phase. 6 is closed and the load is energized. When the drive contact 5 opens again, the main contact 6 opens at a phase shifted by approximately 180 ° from the previously opened phase and cuts off the current of the load 8. In this way, the phase control unit 2 opens and closes the opening / closing phase by shifting the opening / closing phase by approximately 180 degrees every time the main contact is opened / closed at the already set opening / closing phase.

第2図は第1図の入力部1と位相制御部2の結線図の
一例を示す。ここで入力部1は、制御電源Vccに接続さ
れた抵抗9と駆動接点5の直列回路およびこの直列回路
の抵抗9と駆動接点5の接続点に接続されたインバータ
10からなる。位相制御部2は、方形波発生回路11、積分
回路12、2つの微分回路13,14およびロジック回路15か
らなる。方形波発生回路11は抵抗16とトランジスタ17の
コレクタ・エミッタの直列回路が制御電源Vccに接続さ
れ、トランジスタ17のベースには抵抗18を介して電源部
4の半波整流された電圧VAが印加されるように接続され
ている。積分回路12はトランジスタ17のコレクタに接続
された可変抵抗19とダイオード20の直列回路と、可変抵
抗21とダイオード22の直列回路との並列回路にコンデン
サ23が直列に接続されて構成されている。微分回路13は
積分回路12の出力がインバータ24を介してコンデンサ25
と抵抗26の直列回路に接続され、抵抗26にダイオード27
が並列に接続されて構成されている。微分回路14は、イ
ンバータ24の出力端がさらにインバータ28を介してコン
デンサ29と抵抗30の直列回路に接続され、この抵抗30と
並列にダイオード31が接続されて構成されている。ロジ
ック回路15は一方の入力端に微分回路13の出力端が接続
され、他方の入力端がD型フリップフロップ(以下FFと
略称する)36の出力端Qに接続されたANDゲート32、一
方の入力端に微分回路14の出力端が接続され、他方の入
力端がFF36の出力端と入力端Dに接続されたANDゲー
ト33、両ANDゲート32,33の出力端がそれぞれの入力端に
接続され、出力端がFF35のクロック端Tに接続されたOR
ゲート34、インバータ10の出力端が入力端Dに接続さ
れ、クロック端TがORゲート34の出力端に接続され出力
端がFF36のクロック端Tに接続され、出力端Qが第1
図に示す出力部4に接続されたFF35およびANDゲート32
の他方の入力端が入力端Dと出力端に接続されFF35の
出力端がクロック端Tに接続され、ANDゲート32の他
方の入力端が出力端Qに接続されたFF36により構成され
ている。
FIG. 2 shows an example of a connection diagram of the input unit 1 and the phase control unit 2 in FIG. Here, the input unit 1 includes a series circuit of the resistor 9 and the drive contact 5 connected to the control power supply Vcc and an inverter connected to a connection point between the resistor 9 and the drive contact 5 of the series circuit.
Consists of ten. The phase control unit 2 includes a square wave generating circuit 11, an integrating circuit 12, two differentiating circuits 13, 14, and a logic circuit 15. In the square wave generation circuit 11, a series circuit of a resistor 16 and a collector / emitter of a transistor 17 is connected to a control power supply Vcc, and a half-wave rectified voltage VA of the power supply section 4 is connected to a base of the transistor 17 via a resistor 18. Connected to be applied. The integrating circuit 12 is configured by connecting a capacitor 23 in series to a parallel circuit of a series circuit of a variable resistor 19 and a diode 20 connected to the collector of a transistor 17 and a series circuit of a variable resistor 21 and a diode 22. The differentiating circuit 13 outputs the output of the integrating circuit 12 to a capacitor 25 via an inverter 24.
And a resistor 26 connected in series with a resistor 27 and a diode 27
Are connected in parallel. The differentiating circuit 14 is configured such that the output terminal of the inverter 24 is further connected to a series circuit of a capacitor 29 and a resistor 30 via an inverter 28, and a diode 31 is connected in parallel with the resistor 30. The logic circuit 15 has one input terminal connected to the output terminal of the differentiating circuit 13 and the other input terminal connected to the output terminal Q of a D-type flip-flop (hereinafter abbreviated as FF) 36. The output terminal of the differentiating circuit 14 is connected to the input terminal, the other input terminal is connected to the output terminal of the FF36 and the input terminal D, the AND gate 33, and the output terminals of both AND gates 32, 33 are connected to the respective input terminals. The OR terminal whose output terminal is connected to the clock terminal T of FF35
The gate 34 and the output terminal of the inverter 10 are connected to the input terminal D, the clock terminal T is connected to the output terminal of the OR gate 34, the output terminal is connected to the clock terminal T of the FF 36, and the output terminal Q is connected to the first terminal.
FF 35 and AND gate 32 connected to output unit 4 shown in the figure
The other input terminal of the AND gate 32 is connected to the input terminal D and the output terminal, the output terminal of the FF 35 is connected to the clock terminal T, and the other input terminal of the AND gate 32 is connected to the output terminal Q.

この入力部1と位相制御部2の動作を第3図に示すタ
イムチャートを参照しながら説明する。第3図において
VAは電源部4からトランジスタ17のベースに入力する半
波電圧であり、Sは駆動接点5の開閉を示す信号であ
る。トランジスタ17がオフのときa点(トランジスタ17
のコレクタと抵抗16との接続点)の電圧はほぼ制御電源
Vccの電圧に等しいがトランジスタ17がオンするとほぼ
0に低下し半波電圧VAと180°位相の異なる方形波電圧V
aである。コンデンサ23はこの方形波電圧Vaで抵抗19を
介して充電され、抵抗21を介して放電されるからこのコ
ンデンサ23の電圧をインバータ24で反転したb点の電圧
は方形波電圧Vbとなり、この方形波電圧Vbの立上り、立
下り位相は両抵抗19,21、コンデンサ23によって定ま
り、両抵抗19,21を可変にすることにより調整すること
ができる。また電圧Vbを微分したC点の電圧Vcは電圧Vb
の各立上り時に幅の狭いパルス波として発生する。また
b点の電圧をインバータ28で反転して微分したd点の電
圧Vdは電圧Vbの立下り時に幅の狭いパルス波として発生
する。このパルス波電圧VcはFF36の出力端の出力Veが
ローレベル(以下Lと略称する)のときANDゲート32、O
Rゲート34を通過し、電圧VfとしてFF35のクロック端T
に入力する。またパルス波電圧VdはFF36の出力端の出
力Veがハイレベル(以下Hと略称する)のときANDゲー
ト33とORゲート34を通過し、電圧VfとしてFF35のクロッ
ク端Tに入力する。
The operation of the input unit 1 and the phase control unit 2 will be described with reference to a time chart shown in FIG. In FIG.
VA is a half-wave voltage input from the power supply unit 4 to the base of the transistor 17, and S is a signal indicating opening and closing of the drive contact 5. When transistor 17 is off, point a (transistor 17
The voltage at the connection point between the collector and the resistor 16) is almost the control power
It is equal to the voltage of Vcc, but drops to almost 0 when the transistor 17 is turned on, and the square wave voltage V is 180 ° out of phase with the half wave voltage VA.
a. The capacitor 23 is charged with the square-wave voltage Va via the resistor 19 and discharged via the resistor 21, so that the voltage at the point b obtained by inverting the voltage of the capacitor 23 by the inverter 24 becomes a square-wave voltage Vb. The rising and falling phases of the wave voltage Vb are determined by the resistors 19 and 21 and the capacitor 23, and can be adjusted by making the resistors 19 and 21 variable. The voltage Vc at the point C obtained by differentiating the voltage Vb is the voltage Vb
Is generated as a narrow pulse wave at the time of each rise. The voltage Vd at the point d obtained by inverting the voltage at the point b by the inverter 28 and differentiating it is generated as a narrow pulse wave when the voltage Vb falls. When the output Ve of the output terminal of the FF 36 is at a low level (hereinafter abbreviated as L), the pulse wave voltage Vc is output from the AND gate 32, O
After passing through the R gate 34, the clock terminal T
To enter. Further, the pulse wave voltage Vd passes through the AND gate 33 and the OR gate 34 when the output Ve at the output terminal of the FF 36 is at a high level (hereinafter abbreviated as H), and is input to the clock terminal T of the FF 35 as the voltage Vf.

FF36の出力端がHで駆動接点5がオフの場合、FF35
の入力端DはLであるから2つのFF35,36の出力は変動
せずFF35の出力端Qの出力はLである。このとき駆動接
点5がオンするとFF35の入力端DはHに転ずるから、こ
のクロック端Tの電圧Vfが立上るとFF35の出力は反転
し、出力端がLに転じ、出力端QはHに転じ出力部4
を介して主接点6を閉成する。ここで駆動接点5がオフ
するとFF35の入力端DがLに転ずるからクロック端Tの
次の電圧Vfの立上りでFF35の出力は反転し、FF35の出力
端Qの出力はLに転じ出力部4を介して主接点6を開成
する。このときFF35の出力端の出力はHに転じこのH
の出力がFF36のクロック端Tに入力するからFF36の出力
端の出力VeはLに転ずる。この出力端の出力VeがL
に転ずるとFF35のクロック端Tの電圧Vfはパルス波電圧
Vcに変るからFF35の出力端Qの出力は駆動接点5をオン
・オフするごとにFF35の出力端Qの正負の位相が切換わ
る。なお既に方形波電圧Vbの位相は調整できると述べた
がこの方形波電圧Vbの位相を調整することにより、両パ
ルス波Vc,Vdの位相を調整でき主接点6の開閉位相を最
適にすることができる。
When the output terminal of FF36 is H and the drive contact 5 is off, FF35
Is low, the output of the two FFs 35 and 36 does not fluctuate and the output of the output terminal Q of the FF 35 is low. At this time, when the drive contact 5 is turned on, the input terminal D of the FF35 changes to H. Therefore, when the voltage Vf of the clock terminal T rises, the output of the FF35 is inverted, the output terminal changes to L, and the output terminal Q changes to H. Turn output unit 4
To close the main contact 6. Here, when the drive contact 5 is turned off, the input terminal D of the FF35 changes to L, so that the output of the FF35 is inverted at the rise of the voltage Vf following the clock terminal T, the output of the output terminal Q of the FF35 changes to L, and the output unit 4 The main contact 6 is opened via the switch. At this time, the output of the output terminal of the FF35 turns to H, and this H
Is input to the clock terminal T of the FF36, the output Ve of the output terminal of the FF36 changes to L. The output Ve of this output terminal is L
The voltage Vf at the clock end T of the FF35 becomes a pulse wave voltage
Since it changes to Vc, the output of the output terminal Q of the FF35 switches between the positive and negative phases of the output terminal Q of the FF35 every time the drive contact 5 is turned on / off. It has been stated that the phase of the square wave voltage Vb can be adjusted. However, by adjusting the phase of the square wave voltage Vb, the phase of both pulse waves Vc and Vd can be adjusted and the switching phase of the main contact 6 can be optimized. Can be.

なお以上の実施例では開閉器の1回目の動作は主接点
の閉成と開成を正位相、2回目の動作は主接点の閉成と
開成を負位相としたが、1回目の動作は主接点の閉成を
正位相、開成を負位相に、2回目の動作は主接点の閉成
を負位相、開成を正位相になし、開閉ごとに正負の位相
を変えることも可能である。
In the above-described embodiment, the first operation of the switch has a positive phase for closing and opening the main contact, and the second operation has a negative phase for closing and opening the main contact. In the second operation, the closing and opening of the main contact are made positive and negative, respectively, and the positive and negative phases can be changed for each opening and closing.

〔発明の効果〕〔The invention's effect〕

以上述べたように本発明によれば主接点の開閉位相を
設定し、かつ開閉位相が開閉ごとに正位相と負位相に切
換わる位相制御部を設けたから主接点を開閉するごとに
開閉位相が正位相と負位相に切換わり、接点の移転現象
が防止される。さらに閉位相を接点バウンズの最も小さ
い点に調整でき、この点からも接点の寿命を長くするこ
とができる。
As described above, according to the present invention, the opening / closing phase of the main contact is set, and the opening / closing phase is switched each time the main contact is opened / closed since the phase control unit is provided for switching the opening / closing phase between the positive phase and the negative phase for each opening / closing. Switching between the positive phase and the negative phase prevents the transfer phenomenon of the contact. Further, the closed phase can be adjusted to the point where the contact bounce is the smallest, and from this point the contact life can be prolonged.

【図面の簡単な説明】[Brief description of the drawings]

第1図は本発明による開閉器の駆動回路の一実施例を示
すブロック図、第2図は第1図の入力部と位相制御部の
一例を示す結線図、第3図は第2図各点の波形を示すタ
イムチャートである。 1:入力部、2:位相制御部、11:方形波発生回路、12:積分
回路、13,14:微分回路、35,36:D型フリップフロップ。
FIG. 1 is a block diagram showing an embodiment of a switch driving circuit according to the present invention, FIG. 2 is a connection diagram showing an example of an input section and a phase control section in FIG. 1, and FIG. 6 is a time chart showing a waveform of a point. 1: input unit, 2: phase control unit, 11: square wave generation circuit, 12: integration circuit, 13, 14: differentiation circuit, 35, 36: D-type flip-flop.

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】駆動接点のオン・オフにより主接点を開閉
する開閉器の駆動回路において、前記主接点の開閉位相
を設定し、かつこの開閉位相を開閉ごとに正位相と負位
相とに切換える位相制御部を設け、該位相制御部はこの
開閉器で開閉すべき電源を整流した半波電圧と180°位
相の異なる方形波電圧を発生する方形波発生回路と、こ
の方形波発生回路が発生した方形波電圧を積分する積分
回路と、この積分回路の出力を反転回路を介して微分す
る第1の微分回路と、前記積分回路の出力を反転した電
圧をさらに反転回路を介して微分する第2の微分回路
と、この第1,第2の微分回路の出力をクロック入力とし
駆動接点のオン・オフごとに出力のレベルが切換わるフ
リップフロップとを備え、このフリップフロップの出力
と前記第1,第2の微分回路の出力との論理積を駆動出力
とすることを特徴とする開閉器の駆動回路。
In a switch drive circuit for opening and closing a main contact by turning on and off a drive contact, an open / close phase of the main contact is set, and the open / close phase is switched between a positive phase and a negative phase for each open / close operation. A phase control unit is provided. The phase control unit generates a square wave voltage that generates a square wave voltage having a 180 ° phase difference from a half-wave voltage obtained by rectifying a power supply to be opened and closed by the switch, and a square wave generation circuit that generates the square wave voltage. An integrating circuit that integrates the obtained square wave voltage, a first differentiating circuit that differentiates the output of the integrating circuit through an inverting circuit, and a first differential circuit that differentiates the voltage obtained by inverting the output of the integrating circuit through an inverting circuit. A second differential circuit, and a flip-flop that uses the outputs of the first and second differential circuits as a clock input and switches the output level each time the drive contact is turned on and off. , The second derivative Driving circuit of the switch, characterized in that the logical product to the drive output of the output.
【請求項2】請求項1記載の開閉器の駆動回路におい
て、積分回路はコンデンサと抵抗とからなり、この抵抗
はその出力位相を十分大きく変化させ得る抵抗値を有す
る可変抵抗であることを特徴とする開閉器の駆動回路。
2. The switch driving circuit according to claim 1, wherein the integrating circuit comprises a capacitor and a resistor, and the resistor is a variable resistor having a resistance value capable of changing its output phase sufficiently. And a switch drive circuit.
JP2239306A 1990-09-10 1990-09-10 Switch drive circuit Expired - Fee Related JP2882014B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2239306A JP2882014B2 (en) 1990-09-10 1990-09-10 Switch drive circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2239306A JP2882014B2 (en) 1990-09-10 1990-09-10 Switch drive circuit

Publications (2)

Publication Number Publication Date
JPH04118820A JPH04118820A (en) 1992-04-20
JP2882014B2 true JP2882014B2 (en) 1999-04-12

Family

ID=17042758

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2239306A Expired - Fee Related JP2882014B2 (en) 1990-09-10 1990-09-10 Switch drive circuit

Country Status (1)

Country Link
JP (1) JP2882014B2 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5361040A (en) * 1976-11-12 1978-06-01 Toshiba Corp System for closing power source
JPS5467659A (en) * 1977-11-10 1979-05-31 Toshiba Corp Anti-phase closing circuit
JPS6151720A (en) * 1984-08-20 1986-03-14 松下電器産業株式会社 Relay drive device
JPS61240520A (en) * 1985-04-18 1986-10-25 株式会社今仙電機製作所 Operation control for relay
FR2599183B1 (en) * 1986-05-21 1988-08-26 Telemecanique Electrique METHOD AND DEVICE FOR CONTROLLING AN ELECTRO-MAGNET WHICH IS DRIVEN BY A SINGLE-ARM PERIODIC CURRENT, CAUSING THE ACTIVATION OF A MOBILE PART
JPS6412435A (en) * 1987-07-06 1989-01-17 Matsushita Electric Industrial Co Ltd Control device for electromagnetic switch

Also Published As

Publication number Publication date
JPH04118820A (en) 1992-04-20

Similar Documents

Publication Publication Date Title
US4153922A (en) Relay control circuit
JPH07201266A (en) Hybrid switch
JPS632219A (en) Relay driving circuit
JP2882014B2 (en) Switch drive circuit
JPH04317561A (en) No-voltage changing dc-dc converter
US4745347A (en) Low cost instant reversing circuit
EP0835044A2 (en) Lamp ballast circuit with cathode preheat function
US4767944A (en) Hybrid relay circuit having electromagnetic relay for switching AC power supply
JPS58147932A (en) Contact protecting device for relay control circuit
JP2582460B2 (en) Solenoid operation status detection device
US5712541A (en) Method and apparatus for actuating synchronous motors
JPH04263514A (en) Logic circuit
JPH04138634A (en) Driving circuit for switch
WO2023090187A1 (en) Motor drive device
JPH0210678B2 (en)
CN115276416A (en) Bridge type power supply circuit
US3644754A (en) Circuit for the contactless control of thyristors
JP2974562B2 (en) Electromagnet drive
JPH033325B2 (en)
JP2005151625A (en) Governor switch
JPH039272A (en) Solenoid operating status detection device
JPH04341720A (en) Random-closing device of electromagnetic switch
JPH0345846B2 (en)
EP1030541B1 (en) Power supply device for a resonant load
JPH0762976B2 (en) Electromagnetic contactor coil excitation circuit

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080205

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090205

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090205

Year of fee payment: 10

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090205

Year of fee payment: 10

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100205

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100205

Year of fee payment: 11

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100205

Year of fee payment: 11

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees