JP2900893B2 - Model conversion device - Google Patents

Description

DETAILED DESCRIPTION OF THE INVENTION

The present invention relates to a model conversion device, and more particularly to a model conversion device for converting a logic circuit model described in one function description language into a model described in another function description language.

[0001]

2. Description of the Related Art Conventionally, in this type of model conversion apparatus, a model described in one functional description language is converted to a VHDL (VHSIC Ha) in order to unify the description of a logic circuit model.
rdware Description Langua
ge) is converted into a logic circuit model described in another functional description language. At this time, depending on the function description language describing the logic circuit model to be converted,
In some cases, very long words are used to make the logic circuit model more understandable to a logic designer. However, the conventional model conversion device has a limitation on the length of words that can be used, and there is a problem that a logic circuit model including such a long word cannot be model-converted.

For this reason, when a long word is included in a model to be converted, replacement is performed by a logic designer. That is, the logic designer has to search for a long word throughout the model and replace it with a word of a length that can be converted by the model conversion device.

A model conversion apparatus of this type is disclosed in, for example, Japanese Patent Application Laid-Open No. 1-169578.
(Computer Aided Design) Apparatus A configuration for converting a netlist designed by an apparatus into a netlist of Company B is disclosed. However, in the model conversion device described in this publication, long words included in a logic circuit model are not considered at all.
When long words are included, conversion must still be performed by the logic designer.

[0004]

In the above-mentioned prior art,
When a long word is included in the logic circuit model to be converted, there is a problem that the logic designer must replace the word with a word whose length can be converted by the model conversion device. Furthermore, since search and replacement are performed manually, there is a problem that word replacement is likely to occur.

Further, since the replaced word cannot be returned to the original long word, there is a problem that the contents of the logic circuit model become very difficult to understand after model conversion.

It is an object of the present invention to provide a model conversion apparatus which does not require a logic designer to search for a long word included in a logic circuit model and convert it into a short word.

Another object of the present invention is to provide a model conversion device which can be replaced with a long word after the model conversion and can be converted into a logic circuit model whose contents can be easily understood.

[0008]

In order to solve the above-mentioned problems, a model conversion apparatus according to the present invention is provided in which a first logic circuit model described in a first function description language is described in a second function description language. A model conversion device capable of converting a word included in the first logic circuit model to be converted only when the number of characters of the word is equal to or less than a predetermined number when converting the word into the second logic circuit model; Searching means for searching for a first word in which the number of characters is greater than the predetermined number among words included in the logic circuit model, and for the first word searched by the searching means, the number of characters is equal to or less than the predetermined number. Word generating means for generating a second word, and in the first model, the second word generated by the word generating means is arranged in place of the first word searched by the searching means. Place And means.

In another model conversion apparatus according to the present invention, the searching means extracts from the words extracted by the word extracting means those which are not words representing the function of the model, and the extracting means extracts the words. Character number checking means for checking the number of characters of the selected word and extracting a word having a number of characters larger than a predetermined number.

[0010] Further, another model conversion apparatus of the present invention comprises a word storing a pair of the first word searched by the search means and the second word generated by the word generation means. It further includes storage means.

In another model conversion apparatus of the present invention, the generation means includes a word storage means, wherein the first word searched by the word search means is stored in the word storage means, and the word storage means The second word is generated using information on an address at which the first word of the means is stored.

In another model conversion apparatus according to the present invention, the generation means generates the second word using predetermined lower bits of a head address of the word storage means in which the first word is stored. It is characterized by doing.

Further, another model conversion apparatus of the present invention includes a conversion unit for performing model conversion of the first logic circuit model replaced by the replacement unit, and the conversion unit included in the conversion result obtained from the conversion unit. A repositioning means for reverting a second word to the first word corresponding to the second word.

[0014]

DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described in detail with reference to the drawings.

Referring to FIG. 1, there is shown an example of a logic circuit 100 to which the model conversion device of the present invention is applied. Logic circuit 100 receives signals A and B and outputs ENABLE_SIG
This is a circuit that outputs NAL.

Referring to FIG. 2, a logic circuit model 200 of a logic circuit 100 to which model conversion is performed by the model conversion apparatus of the present invention is described in a first function description language U. The logic circuit model 200 includes a reserved word 201,
A word 202 having a number of characters larger than a predetermined number and a comment designation word 203 are included.

The reserved word 201 is a word that determines the function of the logic circuit model. In the present embodiment, it is assumed that words having a length that requires replacement have more than eight characters, that is, the predetermined number is eight. Therefore, the word 202 is a word having more than eight characters. The comment designation word 203 indicates that the subsequent characters are mere comments and have no effect on the functions and variables of the logic circuit model 200, and are described to further clarify the contents of the logic circuit model 200. Things.

Referring to FIG. 3, the model conversion apparatus according to the first embodiment of the present invention has a number of characters of more than eight characters in words included in a model before conversion described in first function description language U. For a word search unit 20 that searches for a word 202, and for a word 202 searched by the word search unit 20,
A word generation unit 30 that generates and assigns a word 204 whose number of characters is 8 characters or less and a word 204 generated by the word generation unit 30 in place of the word 202 searched by the word search unit 20 in the logic circuit model 200 are arranged. And a replacement unit 40.

The model conversion device 100 includes model storage units 10 and 50. The model storage unit 10 stores a logic circuit model 200 to be converted.
A logic circuit model 300 in which the word 202 is replaced by the word 204 by the replacement unit 50 is stored in the model storage unit 50.

Referring to FIG. 4, the model conversion apparatus further includes a replacing unit 40 for converting a word 2 having more than eight characters into two words.
A model conversion unit 60 that performs model conversion of the logic circuit model 200 in which 02 is replaced with a word 204 having eight characters or less, and a word 204 included in the conversion result obtained from the model conversion unit 60 corresponds to the word 204 And a word return unit 80 to be replaced with the word 202.

Further, the model conversion device includes a model storage unit 7.
0 and 90 are included. The model storage unit 70 stores the logic circuit model after the model conversion. The model storage unit 90 stores the output of the model conversion device, that is, the desired logic circuit model.

Referring to FIG. 5, word search unit 20 includes word extraction unit 21, non-reserved word extraction unit 22, and word storage unit 23.
And a character number inspection unit 24.

The word extracting unit 21 searches for a model 200 to be subjected to model conversion stored in the model storage unit 10, and extracts a word described in a previously permitted character.
The characters permitted in advance are characters included in the functions and variables of the logic circuit model 200. The characters that are not permitted include the comment designation word 203 “-” and the operation symbol “+”.
Etc. The non-reserved word extracting unit 22 extracts a word obtained by removing the reserved word 201 from the words extracted by the word extracting unit 21. The words excluding the reserved word 201 include the names of input / output terminals. The word storage unit 23 is a non-reserved word extraction unit 2
Words other than the reserved word 201 extracted in Step 2 are stored. The number-of-characters checking unit 24 checks the length of each word other than the reserved word 201 stored in the word storage unit 23, that is, the number of characters, and extracts the word 202 having more than eight characters. .

Referring to FIG. 6, the word generator 30 includes a unique word provider 31 and a unique word storage 32.

The unique word providing unit 31 includes the word storage unit 2
3 and a word 204 having a unique number of eight or less characters is created from the words other than the reserved word 201 and the word 202 having more than eight characters, and output in pairs with the word 202 output from the character number checking unit 24. . The unique word is a word unique to each type of the word 202. The unique word storage unit 32 pairs the word 204 output from the unique word providing unit 31 with the word 202 having more than eight characters, and stores this as a unique word table 210.

Referring to FIG. 3, the replacing unit 40 includes the model 200 to be model-converted stored in the model storage unit 10 and the unique word table 210 stored in the unique word storage unit 32 in the logic circuit model 200. The word 202 having more than eight characters is replaced with a paired word 204. The model storage unit 50 is a replacement unit 40
, That is, the logic circuit model 30 in which the word 202 having more than eight characters is replaced with the word 204
0 is stored.

Referring to FIG. 4, model conversion unit 60 converts the model of the replacement word stored in model storage unit 50 into VHDL
The model is converted to a logic circuit model described by (1) and output. The model storage unit 70 stores a logic circuit model described by VHDL output from the model conversion unit 60. The word return unit 80 stores the V stored in the model storage unit 70.
The word 204 included in the logic circuit model described by the HDL is replaced with the corresponding word 202 with reference to the unique word table 210. The model storage unit 90 stores the logic circuit model after the model conversion, that is, the word 2 whose number of characters obtained from the word return means 80 is more than 8 characters.
02 stores the replaced VHDL model.

Next, the operation of this embodiment will be described.

Referring to FIG. 3 and FIG. 5, the word extracting unit 21 stores the logic circuit model 2 stored in the model storing unit 10.
00 is searched to extract a word described in a previously permitted character.

Referring to FIG. 7, in the extraction result by the word extraction unit 21, "-", "=", and "+" indicating a comment are not extracted because they are characters that are not permitted in advance.

In FIG. 5, the non-reserved word extracting unit 22 extracts a word obtained by removing the reserved word from the extraction result of the word extracting unit 21 and stores the extracted word in the word storing unit 23.

Referring to FIG. 8, in the extraction result by the non-reserved word extracting unit 22, "IN" and "OUT" are not extracted because they are reserved words 201.

Referring to FIGS. 5 and 6, the character number checking unit 24 extracts a word having more than eight characters from words other than the reserved word 201 stored in the word storage unit 23 and outputs the extracted word to the unique word providing unit 31. I do.

The unique word providing section 31 is provided in the word storage section 23
The number of words and characters other than the reserved word 201 stored in
A unique word 204 having eight or less characters is created from the word 202 having more than characters, and is output to the unique word storage 32 in pairs with the word 202 output from the character number inspection unit 24. The reason that the unique word providing unit 31 refers to a word other than the reserved word 201 stored in the word storage unit 23 is to prevent the generated word 204 from being matched with the word included in the word storage unit 23. That's why. The unique word storage unit 32 stores the word 20 output from the unique word provider 31.
A pair of 4 and a word 202 having more than 8 characters is stored as a unique word table 210.

Referring to FIG. 9, the unique word table 210 stores a word 202 "input_input_number" having more than eight characters.
The words 204 “aaaa0001”, “aaaa0002”, and “aaaa0003” are stored corresponding to “port1”, “input_port2”, and “ENABLE_SIGNAL”, respectively. Word 20
The method of generating 4 is to assign an initial value “aaaa0001”
This “aaaa0001” is assigned to the first word 202 that appears. From the next word 202, "aaaa0001"
Is incremented by one to generate a value. "Aa
After generating “aa9999”, “aaab0001” is assigned, and if the word 202 continues, this value is incremented by one.

Referring to FIG. 3, the replacement unit 40 obtains the logic circuit model 200 from the logic circuit model 200 to be model-converted stored in the model storage unit 10 and the unique word table 210 stored in the unique word storage unit 32. Is replaced with a word 204 paired with the word 202 having more than eight characters, and stored in the model storage unit 50.

Referring to FIG. 10, the logic circuit model 30
In the case of 0, a word having more than eight characters in the logic circuit model 200 is replaced by the word 204 stored in the word storage unit 23, and there is no word having more than eight characters.

Referring to FIG. 4, model conversion unit 60 converts the replaced logic circuit model stored in model storage unit 50 into a logic circuit model described by VHDL and stores it in model storage unit 70.

Referring to FIG. 11, the logic circuit model described by VHDL includes a word 204.

In FIG. 4, the word return unit 80 uses the unique word table 210 stored in the unique word storage unit 32 to store the words 204 included in the logic circuit model described by VHDL stored in the model storage unit 70. Then, the corresponding characters are replaced with words 202 having more than eight characters and stored in the model storage unit 90.

Referring to FIG. 12, the logic circuit model stored in model storage unit 90 does not include word 204.

In this embodiment, the model storage units 10, 5
Although 0, 60, and 90, the word storage unit 23, and the unique word storage unit 32 are provided separately, a configuration according to the design can be adopted. For example, all of them are provided by one model storage unit 10. They may be combined.

As described above, in the present embodiment, the word search unit 20 finds the word 202 having more than eight characters in the logic circuit model 200 to be model-converted, and the word 202 found by the word search unit 20. A word generator for generating a unique word 204, and a logic circuit model 2
Since the replacement unit 40 for replacing the word 204 in place of the word 202 of 00 is provided, the word 202 having more than eight characters included in the logic circuit model 200 can be automatically replaced with the word 204.

After the logic circuit model 200 replaced with the word 204 is subjected to model conversion to obtain a logic circuit model 300, the word 204 included in the logic circuit model 300 is replaced with the original 8 corresponding to the word. Since the word return unit 80 that replaces the words 202 with more words than characters is provided, the logic circuit model after the model conversion can be made easier to understand regardless of manual operation.

Next, a second embodiment of the present invention will be described in detail with reference to the drawings. A feature of the second embodiment lies in a method of generating a word having a character number of 8 or less for a word 202 having a character number of more than 8 characters. Other configurations are the same as those of the first embodiment.

Referring to FIG. 13, words 202 having more than eight characters are stored in the unique word table 220 in order. The unique word providing unit 31 is a character number checking unit 24
A word 202 having more than eight characters given by
Regardless of whether they are the same word or not, they are sequentially stored in the unique word table 220. At this time, the word 202
"Input_port1", "input_port2" and "ENABLE_SIG
NAL '' is address a, address b, and address c, respectively.
Is stored as the start address.

The replacement unit 40 searches for the word “input_port1” in the unique word table 220 to replace the word “input_port1”, and uses the value of the leading address “a” where the word “input_port1” is stored. Generate the word 204. More specifically, the lower 8 bits of the head address a are used as the word 204 as it is.

In this embodiment, even if the word 202 is the same word, it is stored in the unique word table 220 one after another.
It is also possible to use an already stored one instead of storing it in 0.

In this embodiment, the lower 8 bits of the head address are used as they are as the word 204. However, the present invention is not limited to this, and the word 204 can be generated by various methods. For example, the lower few bits of the head address may be combined with other characters.

As described above, in the present embodiment, a word having a character number of 8 or less is generated using the head address of the word 202 stored in the unique word table 220 and having a character number of more than 8 characters. Storage area can be made smaller.

In this embodiment, the predetermined number of characters is eight. However, the present invention is not limited to this, and an arbitrary numerical value is determined.

[0052]

As is apparent from the above description, according to the present invention, the word search unit for obtaining a word having a number of characters larger than a predetermined number in the logic circuit model to be model-converted and the first word search unit obtained by the word search unit. And a replacement unit that replaces the first word of the logic circuit model with the second word and generates a unique second word corresponding to the word. Therefore, the first word in which the number of characters included in the logic circuit model is larger than the predetermined number of characters can be automatically replaced with the second word.

After the model conversion is performed on the logic circuit model replaced by the second word to obtain a converted logic circuit model, the second word included in the converted logic circuit model is determined. Since the word return unit corresponding to this is replaced with the first word whose original number of characters is larger than the predetermined value, the logic circuit model after the model conversion can be made easier to understand without manual operation.

[Brief description of the drawings]

FIG. 1 shows a logic circuit 1 corresponding to a logic circuit model of the present invention.
FIG.

FIG. 2 shows a logic circuit model 20 to be model-converted according to the present invention.
FIG.

FIG. 3 is a block diagram of a first embodiment of the present invention.

FIG. 4 is a block diagram of a first embodiment of the present invention.

FIG. 5 is a block diagram of a word search unit 20 of the present invention.

FIG. 6 is a block diagram of a word generator 30 according to the present invention.

FIG. 7 is a diagram showing an extraction result of the word extraction unit 21 of the present invention.

FIG. 8 is a diagram showing an extraction result of a non-reserved word extraction unit 22 of the present invention.

FIG. 9 is a diagram showing a unique word table 210 according to the present invention.

FIG. 10 is a diagram showing a logic circuit model 300 of the present invention.

FIG. 11 is a diagram showing an output of the model conversion unit 60 of the present invention.

FIG. 12 is a diagram showing an output of the model conversion device of the present invention.

FIG. 13 is a diagram showing a unique word table 220 of the present invention.

[Explanation of symbols]

 10, 50, 70, 90 Model storage unit 20 Word search unit 21 Word extraction unit 22 Non-reserved word extraction unit 23 Word storage unit 24 Character number inspection unit 30 Word generation unit 31 Unique word provision unit 32 Unique word storage unit 40 Substitution unit 60 Model conversion unit 80 Word return unit 100 Logic circuit 200, 300 Logic circuit model 210, 220 Unique word table

──────────────────────────────────────────────────続 き Continued on front page (58) Field surveyed (Int.Cl. ⁶ , DB name) G06F 17/50 G06F 9/45

Claims (6)

(57) [Claims] 1. A first logic circuit model described in a first function description language is replaced with a second logic circuit model described in a second function description language.
When converting to the logic circuit model of
A model conversion device capable of converting a word included in the first logic circuit model only when the number of characters of the word included in the first logic circuit model is equal to or less than a predetermined number. Searching means for searching for one word; word generating means for generating a second word having a number of characters equal to or less than the predetermined number for the first word searched by the searching means; , A replacement means for arranging the two words generated by the word generation means in place of the first word searched by the search means. 2. The searching means comprises: extracting means for extracting, from the words extracted by the word extracting means, those which are not words representing the function of the model; and checking the number of characters of the words extracted by the extracting means to determine a predetermined number of words. 2. The model converting means according to claim 1, further comprising a character number checking means for extracting a word having a larger number of characters. 3. The method according to claim 1, wherein the first means searched by the search means.
And the second word generated by the word generating means.
2. The model conversion apparatus according to claim 1, further comprising word storage means for storing the word in pairs. 4. The word generating means includes word storing means, and stores the first word searched by the word searching means in the word storing means, wherein the first word of the word storing means is stored. 2. The model conversion apparatus according to claim 1, wherein the second word is generated using information on the address. 5. The apparatus according to claim 4, wherein said generating means generates said second word using predetermined lower bits of a head address of said word storing means in which said first word is stored. Model conversion device. 6. The first device replaced by the replacement means.
Conversion means for performing model conversion of the logic circuit model of the above, and the second means included in the conversion result obtained from the conversion means.
2. The model conversion apparatus according to claim 1, further comprising: a replacement unit that replaces the word of the first word with the first word corresponding to the second word.