JP2995374B2 - AGC circuit by frequency - Google Patents
AGC circuit by frequencyInfo
- Publication number
- JP2995374B2 JP2995374B2 JP5037966A JP3796693A JP2995374B2 JP 2995374 B2 JP2995374 B2 JP 2995374B2 JP 5037966 A JP5037966 A JP 5037966A JP 3796693 A JP3796693 A JP 3796693A JP 2995374 B2 JP2995374 B2 JP 2995374B2
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- adder
- average value
- data
- moving average
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000001419 dependent effect Effects 0.000 claims description 7
- 238000001514 detection method Methods 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 9
- 230000005540 biological transmission Effects 0.000 description 6
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 230000001629 suppression Effects 0.000 description 2
- LKJPSUCKSLORMF-UHFFFAOYSA-N Monolinuron Chemical compound CON(C)C(=O)NC1=CC=C(Cl)C=C1 LKJPSUCKSLORMF-UHFFFAOYSA-N 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
Landscapes
- Measurement Of Velocity Or Position Using Acoustic Or Ultrasonic Waves (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明は、水中に音波を発射して
その反響音(エコー)から目標物を検出して表示するア
クティブソーナー装置における、残響抑圧のためのAG
C(AutoGain Control)回路に関す
る。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an AG for suppressing reverberation in an active sonar device which emits sound waves into water and detects and displays a target object from the reverberation sound (echo).
It relates to a C (AutoGain Control) circuit.
【0002】[0002]
【従来の技術】図4の従来のアクティブソーナー装置の
受信処理回路で周波数毎に実施するAGC回路の処理ブ
ロック図を示す。2. Description of the Related Art FIG. 4 is a processing block diagram of an AGC circuit implemented for each frequency in a reception processing circuit of the conventional active sonar device of FIG.
【0003】従来のアクティブソーナー装置では、送波
器1から水中で音波を発射して目標物2からの反響音
(エコー)を受波器3で受信し、前処理器4で周波数変
換等の処理をされた後、周波数分析回路5で各々の周波
数に分けられた周波数毎の受信データ101が周波数別
AGC回路6に与えられる。周波数別AGC回路6で
は、次のように、周波数毎の受信データ101に対して
AGCが実施される。In a conventional active sonar device, a sound wave is emitted from a transmitter 1 in water, a reverberation sound (echo) from a target 2 is received by a receiver 3, and a preprocessor 4 performs frequency conversion and the like. After the processing, the received data 101 for each frequency divided by the frequency analysis circuit 5 for each frequency is provided to the AGC circuit 6 for each frequency. In the AGC circuit 6 for each frequency, AGC is performed on the reception data 101 for each frequency as follows.
【0004】周波数毎の受信データ101は乗算器7で
K倍(Kは時定数より決定される定数:K<1)され加
算器8に与えられる。この加算器8の出力信号を受ける
レジスタ10には前回の移動平均値102が蓄えられ、
この値は乗算器9で(1−K)倍(Kは時定数より決定
される定数:K<1)され加算器8に与えられる。加算
器8ではK倍された受信データと(1−K)倍された前
回の移動平均値を加算する。The received data 101 for each frequency is multiplied by K (K is a constant determined by a time constant: K <1) by a multiplier 7 and given to an adder 8. The register 10 receiving the output signal of the adder 8 stores the previous moving average value 102,
This value is multiplied by (1−K) in a multiplier 9 (K is a constant determined by a time constant: K <1) and is given to an adder 8. The adder 8 adds the received data multiplied by K and the previous moving average value multiplied by (1−K).
【0005】加算器8から出力される新規の移動平均値
103はレジスタ10に蓄えられるとともに除算器11
へ出力される。除算器11は周波数毎の受信データ10
1を新規の移動平均値103で除算し、結果を周波数毎
のAGC出力データ104として後処理器12へ出力す
る。以上の動作が周波数別AGC回路6で実施される
が、最初の周波数毎の受信データ101の処理時は、レ
ジスタ10の初期値(一定のデータ)を初期値設定器1
4からロードする。The new moving average value 103 output from the adder 8 is stored in the register 10 and the new moving average value
Output to The divider 11 receives the received data 10 for each frequency.
1 is divided by the new moving average 103 and the result is output to the post-processor 12 as AGC output data 104 for each frequency. The above operation is carried out by the AGC circuit 6 for each frequency, but when processing the first received data 101 for each frequency, the initial value (constant data) of the register 10 is set to the initial value setting unit 1.
Load from 4.
【0006】後処理器12ではAGC出力データ104
のフォーマット変換等の処理を実施し、ビデオデータと
して表示器13に出力する。表示器13では入力したビ
デオデータを映像表示する。In the post-processor 12, the AGC output data 104
, And outputs the video data to the display 13 as video data. The display unit 13 displays the input video data as an image.
【0007】[0007]
【発明が解決しようとする課題】従来の周波数毎に実施
するAGC回路では、AGC回路の移動平均値を蓄えて
おくためのレジスタの初期値が各周波数とも同一であっ
たため、残響特性に対し最適なAGCが行われず、周波
数毎の残響抑圧時間が異なっていた。残響の周波数特性
は、図5に示すように送波器から送信パルス幅(T)及
び送信周波数(f)によってsin(2πfT)/(2
πfT)に分波して、そのレベルは時間とともに変動し
ながら減衰していく。In the conventional AGC circuit implemented for each frequency, the initial value of the register for storing the moving average value of the AGC circuit is the same for each frequency, so that the optimum value for the reverberation characteristics is obtained. AGC was not performed, and the reverberation suppression time was different for each frequency. As shown in FIG. 5, the frequency characteristics of the reverberation are sin (2πfT) / (2) depending on the transmission pulse width (T) and the transmission frequency (f) from the transmitter.
πfT), and the level attenuates while fluctuating with time.
【0008】従ってS/R比(信号対残響比)が悪い場
合、各周波数の残響レベルがAGCにより収束するま
で、ドプラを持つ反響音(エコー)が残響にマスクされ
抽出が困難であった。Therefore, when the S / R ratio (signal-to-reverberation ratio) is poor, reverberation having a Doppler (echo) is masked by reverberation until the reverberation level of each frequency converges by AGC, and extraction is difficult.
【0009】本発明の課題は、S/R比が悪い場合でも
ドプラを持つ反響音(エコー)が、残響にマスクされる
ことなく抽出できる周波数別AGC回路を提供すること
にある。It is an object of the present invention to provide a frequency-dependent AGC circuit which can extract a reverberation sound (echo) having a Doppler without being masked by reverberation even when the S / R ratio is poor.
【0010】[0010]
【課題を解決するための手段】本発明によれば、アクテ
ィブソーナー装置の受信処理回路で周波数毎に実施する
周波数別AGC回路において、受信データをK倍(Kは
時定数より決定される定数:K<1)する第1の乗算器
と、前回の移動平均値を(1−K)倍する第2の乗算器
と、K倍した受信データと(1−K)倍した前回の移動
平均値を加算する加算器と、この加算器の出力データを
備えておくと共に前記第2の乗算器に前記前回の移動平
均値を与えるレジスタと、このレジスタの初期値を設定
するためのデータを記憶しているROMと、受信データ
の前記加算器の出力データで除算する除算器を備えるこ
とを特徴とする周波数別AGC回路が得られる。According to the present invention, in a frequency-dependent AGC circuit implemented for each frequency in a reception processing circuit of an active sonar device, reception data is multiplied by K (K is a constant determined from a time constant: K <1), a first multiplier that multiplies the previous moving average by (1−K), a received data multiplied by K, and a previous moving average that is multiplied by (1−K) , A register which is provided with output data of the adder and which gives the previous moving average value to the second multiplier, and stores data for setting an initial value of the register. And a divider for dividing received data by the output data of the adder, thereby obtaining an AGC circuit for each frequency.
【0011】本発明においては、前記ROMの代わり
に、データを記憶される初期値設定用レジスタまたはn
個(nは自然数)の受信データを蓄えられかつこのn個
の平均値を検出できる平均値検出回路を用いても良い。In the present invention, instead of the ROM, an initial value setting register for storing data or n.
Alternatively, an average value detection circuit which can store (n is a natural number) received data and detect the n average values may be used.
【0012】[0012]
【実施例】次に本発明の実施例を図面に基づいて説明す
る。Next, an embodiment of the present invention will be described with reference to the drawings.
【0013】図1は、本発明の一実施例を示すブロック
図である。送波器1から水中に音波を発射して目標物2
からの反響音(エコー)を受波器3で受信し、前処理器
4で周波数変換等の処理をされた後、周波数分析回路5
で各々の周波数に分けられた周波数毎の受信データ10
1が周波数別AGC回路6に出力される。周波数別AG
C回路6では、次のように、周波数毎の受信データ10
1に対してAGCが実施される。FIG. 1 is a block diagram showing one embodiment of the present invention. The target 2 by emitting sound waves into the water from the transmitter 1
After receiving the reverberation sound (echo) from the receiver 3 and subjecting the preprocessor 4 to processing such as frequency conversion, the frequency analysis circuit 5
Received data 10 for each frequency divided into respective frequencies
1 is output to the AGC circuit 6 for each frequency. AG by frequency
The C circuit 6 receives the received data 10 for each frequency as follows.
AGC is carried out for 1.
【0014】周波数毎の受信データ101は乗算器7で
K倍(Kは時定数より決定される定数:K<1)され加
算器8へ出力される。レジスタ10には前回移動平均値
102が蓄えられ、この値は乗算器9で(1−K)倍
(Kは時定数より決定される定数:K<1)され加算器
8へ出力される。加算器8ではK倍された受信データ
(1−K)倍された前回の移動平均値を加算する。The received data 101 for each frequency is multiplied by K (K is a constant determined by a time constant: K <1) by the multiplier 7 and output to the adder 8. The previous moving average value 102 is stored in the register 10, and this value is multiplied by (1−K) (K is a constant determined by a time constant: K <1) in the multiplier 9 and output to the adder 8. The adder 8 adds the previous moving average value multiplied by K times the received data (1-K).
【0015】加算器8から出力される新規の移動平均値
103はレジスタ10に蓄えられるとともに除算器11
へ出力される。除算器11は周波数毎の受信データ10
1を新規の移動平均値103で除算し、結果を周波数毎
のAGC出力データ104として後処理器12へ出力す
る。The new moving average value 103 output from the adder 8 is stored in the register 10 and is also stored in the divider 11.
Output to The divider 11 receives the received data 10 for each frequency.
1 is divided by the new moving average 103 and the result is output to the post-processor 12 as AGC output data 104 for each frequency.
【0016】以上の動作が周波数別AGC回路で実施さ
れるが、最初の周波数毎の受信データ101の処理時
は、レジスタ10に初期値を送信パルス幅、送信周波数
及び受波レベルに応じたデータが配置されているROM
14からロードする。The above operation is performed by the AGC circuit for each frequency. When the received data 101 for each frequency is first processed, the initial value is stored in the register 10 in accordance with the transmission pulse width, the transmission frequency and the reception level. ROM where is located
Load from 14.
【0017】後処理器12ではAGC出力データ104
のフォーマット変換等の処理を実施し、ビデオデータと
して表示器13に出力する。表示器13では入力したビ
デオデータを映像表示する。In the post-processor 12, the AGC output data 104
, And outputs the video data to the display 13 as video data. The display unit 13 displays the input video data as an image.
【0018】図2は、本発明の他の実施例の周波数別A
GC回路のブロック図である。図2に示す実施例は、図
1の実施例において、ROM15を初期値設定用レジス
タ16に置き換え、かつ、周波数毎の受信データ101
をこの初期値設定用レジスタ16に蓄えられるように
し、レジスタ10の初期値をこの初期値設定用レジスタ
16に蓄えられた最初の受信データ101の値としたも
のである。FIG. 2 shows a frequency-dependent A according to another embodiment of the present invention.
It is a block diagram of a GC circuit. In the embodiment shown in FIG. 2, the ROM 15 is replaced with an initial value setting register 16 in the embodiment shown in FIG.
Is stored in the initial value setting register 16, and the initial value of the register 10 is the value of the first received data 101 stored in the initial value setting register 16.
【0019】図3は、本発明のさらに他の実施例の周波
数別AGC回路のブロック図である図3に示す実施例
は、図1の実施例において、ROM15をn個(nは自
然数)の周波数毎の受信データ101をため込んでその
平均値を検出する平均値検出回路17に置き換えて、か
つ、周波数毎の受信データ101をこの平均値検出回路
17に蓄えられるようにし、レジスタ10の初期値をこ
の平均値検出回路17の検出結果の値としたものであ
る。FIG. 3 is a block diagram of a frequency-dependent AGC circuit according to still another embodiment of the present invention. The embodiment shown in FIG. 3 has n ROMs 15 (n is a natural number) in the embodiment of FIG. The received value 101 for each frequency is stored in the average value detecting circuit 17 for storing the received value 101 for each frequency by replacing the average value detecting circuit 17 for detecting the average value. Is the value of the detection result of the average value detection circuit 17.
【0020】[0020]
【発明の効果】以上説明したように、本発明は、周波数
毎に実施するAGC回路における移動平均値を蓄えてお
くレジスタの初期値を、各周波数毎に対応した送信パル
ス幅、送信周波数及び受波レベルに応じた設定値、最初
の受信データ又は最初の受信データの平均値を設定する
ことで、残響特性に対して最適なAGCが周波数毎に行
われ、収束時間を短縮できる。したがって、本発明は、
この残響抑圧効果によりS/R比が悪い場合でもドプラ
を持つ反響音(エコー)を残響にマスクされることなく
抽出できるという効果がある。As described above, according to the present invention, the initial value of the register for storing the moving average value in the AGC circuit implemented for each frequency is set to the transmission pulse width, the transmission frequency and the reception frequency corresponding to each frequency. By setting the set value according to the wave level, the first received data or the average value of the first received data, AGC optimal for reverberation characteristics is performed for each frequency, and the convergence time can be reduced. Therefore, the present invention
Due to this reverberation suppression effect, even when the S / R ratio is poor, an echo having Doppler can be extracted without being masked by reverberation.
【図1】本発明の1実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.
【図2】本発明の他の実施例を示すブロック図である。FIG. 2 is a block diagram showing another embodiment of the present invention.
【図3】本発明のさらに他の実施例を示すブロック図で
ある。FIG. 3 is a block diagram showing still another embodiment of the present invention.
【図4】従来のAGC回路を示すブロック図である。FIG. 4 is a block diagram showing a conventional AGC circuit.
【図5】図4の従来のAGC回路における残響の周波数
特性及びレベル特性を説明するための図である。FIG. 5 is a diagram for explaining frequency characteristics and level characteristics of reverberation in the conventional AGC circuit of FIG. 4;
1 送波器 3 受波器 4 前処理器 5 周波数分析回路 6 周波数別AGC回路 7 乗算器 8 加算器 9 乗算器 10 レジスタ 11 除算器 12 後処理器 15 ROM 16 初期値設定用レジスタ 17 平均値検出回路 101 周波数毎の受信データ 102 前回移動平均値 103 新規移動平均値 104 AGC出力データ DESCRIPTION OF SYMBOLS 1 Transmitter 3 Receiver 4 Preprocessor 5 Frequency analysis circuit 6 AGC circuit according to frequency 7 Multiplier 8 Adder 9 Multiplier 10 Register 11 Divider 12 Postprocessor 15 ROM 16 Initial value setting register 17 Average value Detection circuit 101 Received data for each frequency 102 Previous moving average 103 New moving average 104 AGC output data
───────────────────────────────────────────────────── フロントページの続き (56)参考文献 特開 平4−169884(JP,A) 特開 平4−116488(JP,A) 特開 平4−9785(JP,A) 特開 平1−209392(JP,A) 特開 昭62−245173(JP,A) 特開 昭63−144278(JP,A) (58)調査した分野(Int.Cl.6,DB名) G01S 3/80 - 3/86 G01S 5/18 - 5/30 G01S 7/52 - 7/64 G01S 15/00 - 15/96 ──────────────────────────────────────────────────続 き Continuation of the front page (56) References JP-A-4-1699884 (JP, A) JP-A-4-116488 (JP, A) JP-A-4-9785 (JP, A) JP-A-1- 209392 (JP, A) JP-A-62-245173 (JP, A) JP-A-63-144278 (JP, A) (58) Fields investigated (Int. Cl. 6 , DB name) G01S 3 / 80-3 / 86 G01S 5/18-5/30 G01S 7/52-7/64 G01S 15/00-15/96
Claims (3)
で周波数毎に実施する周波数別AGC回路において、受
信データをK倍(Kは時定数より決定される定数:K<
1)する第1の乗算器と、前回の移動平均値を(1−
K)倍する第2の乗算器と、K倍した受信データと(1
−K)倍した前回の移動平均値を加算する加算器と、こ
の加算器の出力データを備えておくと共に前記第2の乗
算器に前記前回の移動平均値を与えるレジスタと、この
レジスタの初期値を設定するためのデータを記憶してい
るROMと、受信データの前記加算器の出力データで除
算する除算器を備えることを特徴とする周波数別AGC
回路。In a frequency-dependent AGC circuit implemented for each frequency in a reception processing circuit of an active sonar device, reception data is multiplied by K (K is a constant determined by a time constant: K <
1) The first multiplier to perform and the previous moving average value to (1-
K) times the second multiplier, K times the received data and (1
-K) an adder for adding the previous moving average value multiplied by two, a register having output data of the adder and providing the second moving average value to the second multiplier, and an initial value of this register. AGC for each frequency, comprising: a ROM for storing data for setting a value; and a divider for dividing received data by output data of the adder.
circuit.
周波数毎に実施する周波数別AGC回路において、受信
データをK倍(Kは時定数より決定される定数:K<
1)する第1の乗算器と、前回の移動平均値を(1−
K)倍する第2の乗算器と、K倍した受信データと(1
−K)倍した前回の移動平均値を加算する加算器と、こ
の加算器の出力データを備えておくと共に前記第2の乗
算器に前記前回の移動平均値を与えるレジスタと、この
レジスタの初期値を設定するためのデータを記憶される
初期値設定用レジスタと、受信データの前記加算器の出
力データで除算する除算器を備えることを特徴とする周
波数別AGC回路。2. In a frequency-dependent AGC circuit implemented for each frequency in a reception processing circuit of an active sonar device, reception data is multiplied by K (K is a constant determined from a time constant: K <K <
1) The first multiplier to perform and the previous moving average value to (1-
K) times the second multiplier, K times the received data and (1
-K) an adder for adding the previous moving average value multiplied by two, a register having output data of the adder and providing the second moving average value to the second multiplier, and an initial value of this register. An AGC circuit for each frequency, comprising: an initial value setting register for storing data for setting a value; and a divider for dividing received data by output data of the adder.
で周波数毎に実施する周波数別AGC回路において、受
信データをK倍(Kは時定数より決定される定数:K<
1)する第1の乗算器と、前回の移動平均値を(1−
K)倍する第2の乗算器と、K倍した受信データと(1
−K)倍した前回の移動平均値を加算する加算器と、こ
の加算器の出力データを備えておくと共に前記第2の乗
算器に前記前回の移動平均値を与えるレジスタと、この
レジスタの初期値を設定するためのn個(nは自然数)
の受信データを蓄えられかつこのn個の平均値を検出で
きる平均値検出回路と、受信データの前記加算器の出力
データで除算する除算器を備えることを特徴とする周波
数別AGC回路。3. In a frequency-dependent AGC circuit implemented for each frequency in a reception processing circuit of an active sonar device, reception data is multiplied by K (K is a constant determined from a time constant: K <K
1) The first multiplier to perform and the previous moving average value to (1-
K) times the second multiplier, K times the received data and (1
-K) an adder for adding the previous moving average value multiplied by two, a register having output data of the adder and providing the second moving average value to the second multiplier, and an initial value of this register. N (n is a natural number) to set the value
AGC circuit comprising: an average value detection circuit capable of storing the received data and detecting the n average values; and a divider for dividing the received data by the output data of the adder.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5037966A JP2995374B2 (en) | 1993-02-26 | 1993-02-26 | AGC circuit by frequency |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5037966A JP2995374B2 (en) | 1993-02-26 | 1993-02-26 | AGC circuit by frequency |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH06249949A JPH06249949A (en) | 1994-09-09 |
| JP2995374B2 true JP2995374B2 (en) | 1999-12-27 |
Family
ID=12512312
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5037966A Expired - Fee Related JP2995374B2 (en) | 1993-02-26 | 1993-02-26 | AGC circuit by frequency |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2995374B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010158527A (en) * | 2009-01-12 | 2010-07-22 | Tyco Healthcare Group Lp | Energy delivery algorithm filter pre-loading |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6019969B2 (en) | 2011-11-22 | 2016-11-02 | ヤマハ株式会社 | Sound processor |
| JP6236755B2 (en) * | 2012-08-02 | 2017-11-29 | 日本電気株式会社 | Passive sonar device, transient signal processing method and signal processing program thereof |
-
1993
- 1993-02-26 JP JP5037966A patent/JP2995374B2/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010158527A (en) * | 2009-01-12 | 2010-07-22 | Tyco Healthcare Group Lp | Energy delivery algorithm filter pre-loading |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH06249949A (en) | 1994-09-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2995374B2 (en) | AGC circuit by frequency | |
| JPH10206524A (en) | Target detection device | |
| JP2770814B2 (en) | Active sonar device | |
| RU2113716C1 (en) | Radar set | |
| JP3576890B2 (en) | Sonar device | |
| JPH05180928A (en) | Underwater detecting device | |
| JP2933048B2 (en) | Sonar device | |
| JP2612081B2 (en) | Underwater acoustic detector | |
| JP3527792B2 (en) | Underwater probe | |
| JP2833894B2 (en) | Ring echo canceler for sonar | |
| JP2570899B2 (en) | Active sonar device | |
| JPH04116488A (en) | Active sonar apparatus | |
| JPH03216577A (en) | Underwater acoustic detector | |
| JP2714153B2 (en) | Gain control device | |
| JP2838909B2 (en) | Target signal enhancement device, display device and tracking device using the device | |
| JPH08240656A (en) | Signal processing method | |
| JPS647341Y2 (en) | ||
| JP2001051039A (en) | Signal processing system | |
| JPH0317583A (en) | Submerged detection apparatus | |
| JP3153984B2 (en) | Sonar video display circuit | |
| JP2002311129A (en) | Receiver circuit of underwater detection apparatus | |
| JPH05126941A (en) | Active sonar device | |
| JPH01170885A (en) | Sonar device | |
| JPH07248381A (en) | Sonar receiver | |
| JPH0772242A (en) | Active sonar apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19990914 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |