JP3063587B2 - Electronic component and method of manufacturing electronic component - Google Patents
Electronic component and method of manufacturing electronic componentInfo
- Publication number
- JP3063587B2 JP3063587B2 JP7241129A JP24112995A JP3063587B2 JP 3063587 B2 JP3063587 B2 JP 3063587B2 JP 7241129 A JP7241129 A JP 7241129A JP 24112995 A JP24112995 A JP 24112995A JP 3063587 B2 JP3063587 B2 JP 3063587B2
- Authority
- JP
- Japan
- Prior art keywords
- electronic component
- chip
- lead
- land
- mold
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3421—Leaded components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明は、モールド体から延出す
るリードを有する電子部品および電子部品の製造方法に
関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an electronic component having leads extending from a mold and a method for manufacturing the electronic component .
【0002】[0002]
【従来の技術】電子部品として、例えばQFPやSOP
のように、ランドに装着されたチップを合成樹脂から成
るモールド体でモールドし、モールド体からリードを延
出させたものが知られている。この種の電子部品は、以
下のようにして基板に半田付けされる。2. Description of the Related Art As electronic components, for example, QFP and SOP
As described above, a chip mounted on a land is molded with a molded body made of a synthetic resin, and leads are extended from the molded body. This type of electronic component is soldered to a substrate as follows.
【0003】図3(a)は従来の基板に搭載された電子
部品の断面図、図3(b)は同リフロー時の電子部品の
断面図である。図3(a)において、電子部品1は、ラ
ンド2上にボンド10で装着されたチップ3を合成樹脂
から成るモールド体4でモールドして作られており、モ
ールド体4からはリード5が下方へカギ形に屈曲して延
出している。6はチップ3の電極とリード5を接続する
ワイヤである。電子部品1は、リード5の先端部を基板
7のランド8上に形成された半田部9に着地させて搭載
されている。[0003] FIG. 3 (a) is a cross-sectional view of an electronic component mounted on a conventional substrate, FIG. 3 (b) is a sectional view of the electronic component during the reflow. 3 (a), the electronic component 1 is made by molding with a mold body 4 comprising a chip 3 mounted with a bond 10 on the land 2 of a synthetic resin, lead 5 from the mold body 4 downwardly It is bent in a hook shape and extends. Reference numeral 6 denotes a wire connecting the electrode of the chip 3 and the lead 5. The electronic component 1 is mounted with the tips of the leads 5 landing on the solder portions 9 formed on the lands 8 of the substrate 7.
【0004】図3(a)に示すように電子部品1が搭載
された基板7は加熱炉で加熱される。加熱温度は半田部
9の溶融温度以上であって、一般には200°C以上で
ある。図3(b)は加熱炉内でのリフロー中の状態を示
している。電子部品1は加熱炉で加熱されると、図示す
るように下凸状に変形する。その理由は次のとおりであ
る。[0004] substrate 7 on which an electronic component 1 is mounted as shown in FIG. 3 (a) is heated in a heating furnace. The heating temperature is equal to or higher than the melting temperature of the solder portion 9, and is generally equal to or higher than 200 ° C. Figure 3 (b) shows a state during reflow in the heating furnace. When the electronic component 1 is heated in the heating furnace, the electronic component 1 is deformed in a downward convex shape as shown in the figure. The reason is as follows.
【0005】すなわち、シリコンから成るチップ3の熱
膨張係数は、合成樹脂から成るモールド体4の熱膨張係
数よりもかなり小さい。またチップ3は、モールド体4
の中心線NAよりも上側に変位した位置にモールドされ
ている。したがって中心線NAよりも下側の部分は大き
く熱膨張するのに対し、上側の部分は熱膨張係数の小さ
いチップ3が存在するためにあまり大きくは熱膨張しな
い。このため、モールド体4は下凸状に変形するもので
ある。That is, the coefficient of thermal expansion of the chip 3 made of silicon is considerably smaller than the coefficient of thermal expansion of the mold body 4 made of synthetic resin. The chip 3 includes a mold 4
Is molded at a position displaced upward from the center line NA. Therefore, the portion below the center line NA thermally expands greatly, while the portion above the center line NA does not thermally expand so much due to the presence of the chip 3 having a small thermal expansion coefficient. For this reason, the mold body 4 is deformed in a downward convex shape.
【0006】[0006]
【発明が解決しようとする課題】図3(b)に示すよう
に、リフロー時には、モールド体4は下凸状に熱変形す
ることから、リード5は浮き上り、半田部9による半田
付け状態が不良になりやすいという問題点があった。殊
に近年は大形の電子部品が増加する傾向にあるが、大形
の電子部品ほど下凸状に大きく熱変形して上記問題を生
じやすいものである。As shown in FIG. 3 (b), at the time of reflow, the molded body 4 is thermally deformed in a downward convex shape, so that the leads 5 are lifted up and the soldering state by the solder portions 9 is changed. There was a problem that it was easy to be defective. In particular, in recent years, large electronic components tend to increase, but large electronic components are more likely to cause the above-described problem due to large thermal deformation in a downward convex shape.
【0007】したがって本発明は、リフロー時における
モールド体の熱変形により半田付け状態の不良を生じる
ことのない電子部品および電子部品の製造方法を提供す
ることを目的とする。SUMMARY OF THE INVENTION Accordingly, an object of the present invention is to provide an electronic component and a method of manufacturing an electronic component that do not cause a defective soldering state due to thermal deformation of a mold during reflow.
【0008】[0008]
【課題を解決するための手段】本発明の電子部品は、チ
ップをモールド体の中心線よりも上側に変位させてリー
ドフレームのランド上に装着して成り、モールド体から
突出するリードを前記チップ側に屈曲させて成形した。
また本発明の電子部品の製造方法は、チップをモールド
体の中心線よりも上側に変位させてリードフレームのラ
ンド上に装着する工程と、チップの電極とリードフレー
ムのリードをワイヤで接続する工程と、チップとワイヤ
をモールド体でモールドする工程と、リードをチップ側
に屈曲させて成形する工程とを含む。 According to the present invention, there is provided an electronic component comprising:
Displace the tip above the center line of the mold
On the land of the frame
The protruding lead was bent toward the chip and molded.
Further, in the method for manufacturing an electronic component according to the present invention, the chip is molded
Displace it above the center line of the body
On the chip and the chip electrodes and lead frames.
The process of connecting the leads of the
Of the mold with the mold body and the lead on the chip side
And forming it by bending.
【0009】[0009]
【作用】上記構成によれば、リフロー時におけるモール
ド体の熱変形により、モールド体から延出するリードは
ランドに押し付けられる方向へ変位し、したがってリー
ドはランド上にしっかり半田付けされる。According to the above construction, the lead extending from the mold is displaced in the direction pressed against the land due to the thermal deformation of the mold during reflow, so that the lead is firmly soldered on the land.
【0010】[0010]
【0011】[0011]
【0012】[0012]
【0013】[0013]
【0014】[0014]
【実施例】 次に本発明の実施例を説明する。図1は本発
明の実施例の電子部品の製造工程の説明図、図2は同リ
フロー時の電子部品の断面図である。まず電子部品の製
造方法について説明する。図1(a)に示すリードフレ
ーム11のランド12を図1(b)に示すようにディプ
レイス加工によりリード13よりも下方へ落し込む。t
は落し込み量である。次にランド12上にボンド14に
よりチップ15を装着し、チップ15の電極とリード1
3をワイヤ16で接続する(図1(c))。次にモール
ドプレスによりチップ15とワイヤ16をモールドする
モールド体17を合成樹脂により形成する(図1
(d))。図1(d)に示す状態では、チップ15はモ
ールド体17の中心線NAよりも上側に変位してランド
12上に装着されている。 Example will be described actual施例of the present invention. Figure 1 is a schematic view for illustrating a manufacturing process of the electronic components of the actual施例of the present invention, FIG 2 is a cross-sectional view of an electronic component during the reflow. First of all,
The fabrication method will be described. The lead frame shown in FIG.
As shown in FIG. 1B, the land 12 of the
It falls down below the lead 13 by lace processing. t
Is the drop amount. Next, bond 14 on land 12
The chip 15 is attached, and the electrode of the chip 15 and the lead 1
3 are connected by wires 16 (FIG. 1C). Next, the mall
The chip 15 and the wire 16 are molded by pressing.
The molded body 17 is formed of a synthetic resin (FIG. 1).
(D)). In the state shown in FIG. 1 (d), the chip 15 is displaced above the centerline NA of the mold body 17 lands
12 is mounted .
【0015】次に図1(e)に示すようにリードフレー
ム11を上下反転させることによりチップ15をランド
12の下面側にしたうえで、リード13をチップ15側
(図1(e)では下方)にカギ形に屈曲させて成形し、
電子部品19を完成する。このようにして完成した電子
部品19を図2に示すように基板21に搭載し、加熱炉
でリフローを行う。すると上下反転したことによりモー
ルド体17よりも熱膨張係数の小さいチップ15はモー
ルド体17の中心線NAの下側に位置するので、モール
ド体17は上凸状に熱変形し、リード13の下端部は下
方、すなわちランド22に押し付けられる方向へ変位
し、したがって図示するようにリード13はランド22
上で溶融した半田部23上にしっかり半田付けされる。 Next, as shown in FIG.
The chip 15 is landed by inverting the
12 and the lead 13 is connected to the chip 15 side.
(Downward in FIG. 1 (e)) and bent into a key shape to form
The electronic component 19 is completed. The electronic component 19 completed in this way is mounted on the substrate 21 as shown in FIG. 2 , and reflow is performed in a heating furnace. Then mode by was upside down
Small chips 15 coefficient of thermal expansion than the shield member 17 is Mo
Since located under the center line NA of the shield member 17, motor Lumpur <br/> de body 17 thermally deformed upward convex, the lower end portion of the lead 13 is below
, That is, displaced in the direction pressed against the land 22
Therefore, as shown in FIG.
The solder is firmly soldered on the solder portion 23 melted above .
【0016】[0016]
【発明の効果】本発明は、リフロー時にモールド体が熱
変形すると、モールド体から延出するリードは基板のラ
ンドに押し付けられる方向へ変位するのでリードをラン
ド上にしっかり半田付けすることができる。According to the present invention, when the mold body is thermally deformed during reflow, the lead extending from the mold body is displaced in the direction pressed against the land of the substrate, so that the lead can be firmly soldered on the land.
【図1】本発明の実施例の電子部品の製造工程の説明図Illustration of a manufacturing process of the electronic components of the actual施例Next Patent
【図2】本発明の実施例のリフロー時の電子部品の断面
図Sectional view of the electronic component during reflow of the real施例of the present invention; FIG
【図3】(a)従来の基板に搭載された電子部品の断面
図(b)従来のリフロー時の電子部品の断面図3A is a cross-sectional view of a conventional electronic component mounted on a substrate, and FIG. 3B is a cross-sectional view of the conventional electronic component during reflow.
11 リードフレーム 12 ランド 13 リード 15 チップ 16 ワイヤ 17 モールド体19 電子部品 21 基板 22 ランド 23 半田部DESCRIPTION OF SYMBOLS 11 Lead frame 12 Land 13 Lead 15 Chip 16 Wire 17 Molded body 19 Electronic component 21 Substrate 22 Land 23 Solder part
Claims (3)
変位させてリードフレームのランド上に装着して成り、
モールド体から突出するリードを前記チップ側に屈曲さ
せて成形したことを特徴とする電子部品。 1. A chip is positioned above a center line of a mold body.
Displaced and mounted on the land of the lead frame,
The lead protruding from the mold is bent toward the chip.
An electronic component characterized by being molded by being slid.
変位させてリードフレームのランド上に装着する工程Process of displacing and mounting on land of lead frame
と、チップの電極とリードフレームのリードをワイヤでAnd the wire of the chip electrode and the lead of the lead frame.
接続する工程と、チップとワイヤをモールド体でモールConnecting process and molding the chip and wire with a mold
ドする工程と、リードをチップ側に屈曲させて成形するAnd bending the lead to the chip side and molding
工程とを含むことを特徴とする電子部品の製造方法。And a method for manufacturing an electronic component.
により前記チップを前記ランドの下面側にし、前記リーThe chip to the lower surface side of the land,
ドを前記チップ側に屈曲させて成形することを特徴とすAnd bends the chip toward the tip to form the chip.
る請求項2記載の電子部品の製造方法。The method for manufacturing an electronic component according to claim 2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7241129A JP3063587B2 (en) | 1995-09-20 | 1995-09-20 | Electronic component and method of manufacturing electronic component |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7241129A JP3063587B2 (en) | 1995-09-20 | 1995-09-20 | Electronic component and method of manufacturing electronic component |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0982845A JPH0982845A (en) | 1997-03-28 |
| JP3063587B2 true JP3063587B2 (en) | 2000-07-12 |
Family
ID=17069719
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7241129A Expired - Fee Related JP3063587B2 (en) | 1995-09-20 | 1995-09-20 | Electronic component and method of manufacturing electronic component |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3063587B2 (en) |
-
1995
- 1995-09-20 JP JP7241129A patent/JP3063587B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0982845A (en) | 1997-03-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6780679B2 (en) | Semiconductor device and method of manufacturing the same | |
| JPH08191114A (en) | Resin-sealed semiconductor device and manufacturing method thereof | |
| JP2806328B2 (en) | Resin-sealed semiconductor device and method of manufacturing the same | |
| JP3063587B2 (en) | Electronic component and method of manufacturing electronic component | |
| JPH06140555A (en) | Electronic component | |
| WO2006112393A1 (en) | Semiconductor device and semiconductor device manufacturing method | |
| JPH04352436A (en) | Semiconductor device | |
| JP3709036B2 (en) | Mounting method for weak heat-resistant electronic components | |
| EP0711104A1 (en) | Packaged semiconductor, semiconductor device made therewith and method for making same | |
| JP3938810B2 (en) | Mounting method of semiconductor device | |
| US20040021219A1 (en) | Method of mounting integrated circuit die in a package using a solder preform having isolatable portions | |
| JPH0794674A (en) | Semiconductor device and manufacturing method thereof | |
| JP2822496B2 (en) | Soldering lead pins to printed wiring board | |
| JPS62198143A (en) | Lead frame | |
| JPH07147292A (en) | Method for manufacturing semiconductor device | |
| JP2001094027A (en) | Semiconductor device and manufacturing method thereof | |
| JPH05226551A (en) | Lead frame for semiconductor device and method of manufacturing semiconductor device using the lead frame | |
| JPS58110064A (en) | Semiconductor device and manufacture thereof | |
| JP2004504722A (en) | Surface mounted integrated circuit and method of manufacturing the resulting circuit | |
| JPH0382067A (en) | Resin sealed type semiconductor device | |
| JPH03201554A (en) | Electronic part to be packaged on board | |
| JPH04268739A (en) | Manufacture of semiconductor device | |
| JPH0590320A (en) | Ball-type wire bonding method | |
| JPH04211142A (en) | Manufacture of semiconductor device | |
| JPH04177792A (en) | Soldering method of semiconductor package |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090512 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100512 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100512 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110512 Year of fee payment: 11 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110512 Year of fee payment: 11 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120512 Year of fee payment: 12 |
|
| LAPS | Cancellation because of no payment of annual fees |