JP3279516B2 - Bonding method of lead frame and semiconductor element - Google Patents
Bonding method of lead frame and semiconductor elementInfo
- Publication number
- JP3279516B2 JP3279516B2 JP02943998A JP2943998A JP3279516B2 JP 3279516 B2 JP3279516 B2 JP 3279516B2 JP 02943998 A JP02943998 A JP 02943998A JP 2943998 A JP2943998 A JP 2943998A JP 3279516 B2 JP3279516 B2 JP 3279516B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- lead frame
- heating
- temperature
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Die Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Description
【０００１】[0001]
【発明の属する技術分野】本発明は、半導体素子の接着
方法に関し、特に、リードフレームへ良好な状態で半導
体素子を接着することのできる半導体素子の接着方法に
関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for bonding a semiconductor device, and more particularly, to a method for bonding a semiconductor device to a lead frame in a good condition.
【０００２】[0002]
【従来の技術】図５（イ）、（ロ）は、リードフレーム
３と半導体素子４とを接着用フィルム７によって接着し
た構成を示す。2. Description of the Related Art FIGS. 5A and 5B show a structure in which a lead frame 3 and a semiconductor element 4 are bonded by a bonding film 7. FIG.
【０００３】リードフレーム３は、たとえば、鉄−ニッ
ケル４２％合金（熱膨張係数：４．５×１０-5／℃）に
よって形成され、インナーリード３Ａおよびアウターリ
ード３Ｂを有する。The lead frame 3 is made of, for example, a 42% iron-nickel alloy (coefficient of thermal expansion: 4.5 × 10 −5 / ° C.) and has an inner lead 3A and an outer lead 3B.
【０００４】接着用フィルム７は、ポリイミドテープ３
（熱膨張係数：１７×１０-5／℃）と、その両面に設け
られた接着層６によって形成されている。The adhesive film 7 is made of a polyimide tape 3
(Coefficient of thermal expansion: 17 × 10 −5 / ° C.) and the adhesive layers 6 provided on both surfaces thereof.
【０００５】従来のリードフレームと半導体素子の接着
方法によると、内蔵したヒータにより所定の温度に加熱
されたマウントステージに半導体素子４を載置し、接着
フィルム７をインナーリード３Ａの先端に接着したリー
ドフレーム３を半導体素子４の上へ搬送し、リードフレ
ーム３の上方より内蔵したヒータによってマウントステ
ージと同一、あるいはそれより高い温度に加熱されたマ
ウントヘッドを下降して、マウントヘッドとマウントス
テージの間でリードフレーム３のインナーリード３Ａ、
接着フィルム７および半導体素子４を加熱加圧する。According to the conventional method of bonding a lead frame to a semiconductor element, the semiconductor element 4 is mounted on a mount stage heated to a predetermined temperature by a built-in heater, and an adhesive film 7 is bonded to the tip of the inner lead 3A. The lead frame 3 is conveyed onto the semiconductor element 4, and the mount head heated to the same temperature as or higher than the mount stage by the built-in heater from above the lead frame 3 is lowered, and the mount head and the mount stage are moved. Between the inner leads 3A of the lead frame 3,
The adhesive film 7 and the semiconductor element 4 are heated and pressed.
【０００６】図６（イ）、（ロ）は、このようにして接
着フィルム７によって接着されたインナーリード３Ａと
半導体素子４を示し、図５（イ）、（ロ）と異なった向
きおよび断面で示している。FIGS. 6 (a) and 6 (b) show the inner lead 3A and the semiconductor element 4 bonded together by the adhesive film 7 in this manner, and have different orientations and cross sections from FIGS. 5 (a) and 5 (b). Indicated by.
【０００７】[0007]
【発明が解決しようとする課題】しかし、このような従
来の半導体素子の接着方法によると、ポリイミドテープ
５がリードフレーム３より大きな熱膨張係数を有するた
め、ポリイミドテープ５の伸びによって半導体素子４と
ポリイミドテープ５との間に空隙８が発生することがあ
り、このため、空隙８の発生面積が大きな場合には、樹
脂封止後の半導体装置としての特性、たとえば、耐リフ
ロークラック性や耐サーマルショック性のような熱的特
性面において、問題を起こすことがあった。However, according to such a conventional method of bonding a semiconductor element, since the polyimide tape 5 has a larger thermal expansion coefficient than the lead frame 3, the expansion of the polyimide tape 5 causes the polyimide tape 5 and the semiconductor element 4 to adhere to each other. A void 8 may be formed between the polyimide tape 5 and the polyimide tape 5. Therefore, when the void 8 has a large area, the characteristics of the semiconductor device after resin sealing, such as reflow crack resistance and thermal resistance In some cases, problems were caused in terms of thermal characteristics such as shock properties.
【０００８】従って、本発明の目的は、半導体素子と接
着用フィルム間における空隙の発生を効果的に抑制する
ことのできる半導体素子の接着方法を提供することにあ
る。Accordingly, it is an object of the present invention to provide a method of bonding a semiconductor element, which can effectively suppress the generation of a gap between the semiconductor element and the bonding film.
【０００９】[0009]
【課題を解決するための手段】本発明は、上記の目的を
達成するため、両面に接着層を有する接着用フィルムの
一方の接着層をリードフレームに貼り付けた後、他方の
接着層と半導体素子を加熱加圧することにより、前記リ
ードフレームへ前記半導体素子を接着する半導体素子の
接着方法において、前記他方の接着層と前記半導体素子
を加熱加圧するときに、前記リードフレーム側の加熱温
度を前記半導体素子側の加熱温度より予め設定した温度
だけ低くし、前記半導体素子側の加熱温度を前記接着層
のガラス転移温度より高くすることを特徴とするリード
フレームと半導体素子の接着方法を提供するものであ
る。SUMMARY OF THE INVENTION In order to achieve the above object, the present invention provides an adhesive film having an adhesive layer on both sides .
After attaching one adhesive layer to the lead frame,
In the method of bonding a semiconductor element to the lead frame by heating and pressing the adhesive layer and the semiconductor element , the other adhesive layer and the semiconductor element
When heating and pressurizing, the heating temperature on the lead frame side is lower than the heating temperature on the semiconductor element side by a preset temperature, and the heating temperature on the semiconductor element side is higher than the glass transition temperature of the adhesive layer. And a method for bonding a lead frame and a semiconductor element.
【００１０】上記の接着用フィルムとしては、たとえ
ば、ポリイミドテープのようなベースフィルムの両面
に、熱可塑性ポリエーテルアミドイミドや熱可塑性ポリ
エーテルアミドなどの接着層を形成したものが使用され
る。[0010] As the above-mentioned adhesive film, for example, a film in which an adhesive layer such as thermoplastic polyetheramideimide or thermoplastic polyetheramide is formed on both surfaces of a base film such as a polyimide tape is used.
【００１１】[0011]
【００１２】リードフレーム側の加熱温度を半導体素子
側よりも低温に設定する度合は、少なくとも２０℃は必
要であり、温度差がこれ以下になると、空隙発生抑制効
果を得にくゝなるので、好ましくない。The degree of setting the heating temperature on the lead frame side to be lower than that on the semiconductor element side needs to be at least 20 ° C. If the temperature difference is less than this, it is difficult to obtain the effect of suppressing the generation of voids. Not preferred.
【００１３】加熱加圧は、２〜６秒間継続して行うべき
であり、上下限ともこの範囲を外れると、空隙発生抑止
効果を得にくゝなる。The heating and pressurizing should be performed continuously for 2 to 6 seconds. If the upper and lower limits are out of this range, it is difficult to obtain the effect of suppressing the generation of voids.
【００１４】加熱加圧時の加圧力は、４Ｋｇｆ／ｃｍ2
以上に設定することが望ましく、これ以下になると、空
隙発生抑制効果が不充分なものとなる。The pressing force at the time of heating and pressurizing is 4 kgf / cm 2
It is desirable to set above, and if it is less than this, the effect of suppressing the generation of voids becomes insufficient.
【００１５】[0015]
【発明の実施の形態】次に、本発明による半導体素子の
接着方法の実施形態について説明する。Next, an embodiment of a method for bonding a semiconductor device according to the present invention will be described.
【００１６】図１において、１はマウントヘッド、２は
マウントヘッド１と対向配置されたマウントステージを
示し、これらはいずれもヒータを内蔵し、上下動するよ
うに構成されている。In FIG. 1, reference numeral 1 denotes a mount head, and 2 denotes a mount stage arranged opposite to the mount head 1. Each of these mount stages has a built-in heater and is configured to move up and down.
【００１７】３は、マウントヘッド１とマウントステー
ジ２の間に導入された鉄−ニッケル４２％合金製（熱膨
張係数：４．５×１０-5／℃）のリードフレーム、４は
リードフレーム３の下側になるように導入された半導体
素子を示す。Reference numeral 3 denotes a lead frame made of a 42% iron-nickel alloy (coefficient of thermal expansion: 4.5 × 10 −5 / ° C.) introduced between the mount head 1 and the mount stage 2. 2 shows a semiconductor device introduced so as to be below the lower side of FIG.
【００１８】リードフレーム３には、ポリイミドテープ
５（熱膨張係数：１７×１０-5／℃）の両面に接着層６
を形成した接着用フィルム７が、前記接着層６の１つに
よって予め貼り付けられており、リードフレーム３は、
この接着用フィルム７が半導体素子４側になるようにし
てマウントヘッド１、マウントステージ２間へ導入され
る。An adhesive layer 6 is formed on both sides of a polyimide tape 5 (coefficient of thermal expansion: 17 × 10 −5 / ° C.) on the lead frame 3.
The bonding film 7 formed with the above is previously bonded by one of the bonding layers 6, and the lead frame 3 is
The adhesive film 7 is introduced between the mount head 1 and the mount stage 2 such that the adhesive film 7 is on the semiconductor element 4 side.
【００１９】リードフレーム３と半導体素子４は、マウ
ントヘッド１が下降することによって加圧され、同時に
加熱されることによって熱接着される。The lead frame 3 and the semiconductor element 4 are pressurized by lowering the mount head 1 and are thermally bonded by being heated at the same time.
【００２０】図２は、以上のようにして得られた接着体
における半導体素子４と接着用フィルム７間の空隙の発
生状況を、マウントヘッド１およびマウントステージ２
の温度と関連づけてまとめたものである。FIG. 2 shows the generation of a gap between the semiconductor element 4 and the bonding film 7 in the bonding body obtained as described above.
It is summarized in relation to the temperature of
【００２１】すなわち、この図は、得られた接着体にお
ける図５のＥ部での空隙の発生度合を示したもので、Ｅ
部の面積に占める空隙の面積比率が２％以上５％未満の
ものをＡ、５％以上１０％未満のものをＢ、１０％以上
２０％未満のものをＣ、２０％以上のものをＤとして表
示した。That is, this figure shows the degree of void generation at the portion E in FIG. 5 in the obtained bonded body.
A: 2% or less and less than 5%, B: 5% or more and less than 10%, C: 10% or more and less than 20%, D: 20% or more Displayed as
【００２２】なお、マウントヘッド１とマウントステー
ジ２による加熱加圧時の圧力と加熱加圧時間とは、それ
ぞれ５Ｋｇｆ／ｃｍ2と４秒に設定し、接着用フィルム
の接着層を構成する材料としては、ガラス転移温度（Ｔ
ｇ）が２３０℃のものを適用した。The pressure at the time of heating and pressurization by the mount head 1 and the mount stage 2 and the heating and pressurizing time are set to 5 kgf / cm 2 and 4 seconds, respectively, as materials for forming the adhesive layer of the adhesive film. Is the glass transition temperature (T
g) of 230 ° C. was applied.
【００２３】この図２によれば、図１において、リード
フレーム３側のマウントヘッド１の温度を半導体素子４
側のマウントステージ２よりも低温に設定したものは、
その多くがＡ〜Ｂを示し、特に、マウントヘッド１をマ
ウントステージ２よりも２０℃以上低く設定したものに
Ａが集中していることが認められる。According to FIG. 2, the temperature of the mount head 1 on the lead frame 3 side in FIG.
What is set at a lower temperature than the mount stage 2 on the side
Most of them show AB, and it is especially recognized that A is concentrated on the mount head 1 set at 20 ° C. or lower than the mount stage 2.
【００２４】一方、これに比べ、マウントヘッド１の温
度をマウントステージ２の温度よりも高温に設定したも
のは、ＣないしＤが多く、これら両者を比べれば、本発
明による空隙発生抑制効果は明白である。On the other hand, when the temperature of the mount head 1 is set to be higher than the temperature of the mount stage 2, C and D are many. It is.
【００２５】図３は、マウントステージ２の温度を４０
０℃に設定し、加圧力を５Ｋｇｆ／ｃｍ2に設定した状
態での、マウントヘッド１の温度と加熱加圧時間との関
係を示したもので、これによれば、加熱加圧時間は２〜
６秒であることが望ましい。FIG. 3 shows that the temperature of the mount stage 2 is set to 40.
Set to 0 ° C., in a state of setting the pressure to 5 Kgf / cm 2, shows the relationship between the temperature of the mount head 1 and between heating pressing time, according to this, the heating pressing time 2 ~
Desirably, it is 6 seconds.
【００２６】また、図４は、リードフレーム側のマウン
トヘッド１と半導体素子側のマウントステージ２の温度
をそれぞれ３８０℃と４００℃とに設定し、加圧力と加
熱加圧時間とを変更したときの空隙の発生度合を示した
ものである。FIG. 4 shows a case where the temperatures of the mount head 1 on the lead frame side and the mount stage 2 on the semiconductor element side are set to 380 ° C. and 400 ° C., respectively, and the pressing force and the heating / pressing time are changed. This shows the degree of occurrence of voids.
【００２７】これによれば、加圧力が４Ｋｇｆ／ｃｍ2
以上のものと、４Ｋｇｆ／ｃｍ2 未満のものとの間に
は、明確な差が認められ、この結果から加圧力として
は、４Ｋｇｆ／ｃｍ2以上に設定することが望ましい。According to this, the pressing force is 4 kgf / cm 2
There is a clear difference between the above and those less than 4 kgf / cm 2 , and from this result it is desirable to set the pressure to 4 kgf / cm 2 or more.
【００２８】また、加熱加圧時間おいて、２〜６秒と８
秒とを比べてみると、８秒に設定されたものには大きな
空隙が発生しており、従って、このことから加熱加圧時
間としては、２〜６秒の範囲に設定することが望まし
い。なお、図４においてＡＡは、空隙面積比が２％未満
のものを意味する。In the heating and pressurizing time, 2 to 6 seconds and 8
When compared with seconds, a large gap is generated in the one set to 8 seconds. Therefore, it is desirable to set the heating and pressurizing time in the range of 2 to 6 seconds. In FIG. 4, AA means that the void area ratio is less than 2%.
【００２９】[0029]
【発明の効果】以上説明したように、本発明によるリー
ドフレームと半導体素子の接着方法によれば、両面に接
着層を有する接着用フィルムの一方の接着層をリードフ
レームに貼り付けた後、他方の接着層と半導体素子を加
熱加圧することにより、前記リードフレームへ前記半導
体素子を接着する半導体素子の接着方法において、前記
他方の接着層と前記半導体素子を加熱加圧する際に、リ
ードフレーム側の加熱温度を半導体素子側の加熱温度よ
り予め設定した温度だけ低くし、さらに、半導体素子側
の加熱温度を接着用フィルムの接着層のガラス転移温度
よりも高く設定することにより、接着用フィルムと半導
体素子間における空隙の発生を効果的に抑制できるもの
であり、従って、耐リフロークラック性や耐ヒートショ
ック性などの熱的特性に優れた半導体装置を提供するこ
とができる。As described above, according to the method for bonding a lead frame and a semiconductor element according to the present invention, both sides are contacted.
One adhesive layer of the adhesive film having an adhesive layer
After bonding to the frame, add the other adhesive layer and the semiconductor element.
By applying heat and pressure, the semiconductor
In the method for bonding a semiconductor element for bonding a body element,
When the other adhesive layer and the semiconductor element are heated and pressurized, the heating temperature on the lead frame side is set lower than the heating temperature on the semiconductor element side by a preset temperature, and the heating temperature on the semiconductor element side is further reduced by the adhesive film. By setting the glass transition temperature to be higher than the glass transition temperature of the adhesive layer, it is possible to effectively suppress the occurrence of voids between the adhesive film and the semiconductor element. Therefore, thermal resistance such as reflow crack resistance and heat shock resistance can be reduced. A semiconductor device with excellent characteristics can be provided.
【図１】本発明によるリードフレームと半導体素子の接
着方法の一実施形態説明図。FIG. 1 is an explanatory view of one embodiment of a method for bonding a lead frame and a semiconductor element according to the present invention.
【図２】図１の実施形態において、マウントヘッドおよ
びマウントステージの温度と、空隙の発生度合との関係
をまとめたグラフ。FIG. 2 is a graph summarizing the relationship between the temperature of a mount head and a mount stage and the degree of void generation in the embodiment of FIG.
【図３】図１の実施形態において、マウントヘッドの温
度と加熱加圧時間とが、空隙の発生に及ぼす影響度合を
まとめたグラフ。FIG. 3 is a graph summarizing the influence of the temperature of the mount head and the heating / pressing time on the generation of a gap in the embodiment of FIG. 1;
【図４】図１の実施形態において、加圧力と加熱加圧時
間とが、空隙の発生に及ぼす影響度合をまとめたグラ
フ。FIG. 4 is a graph summarizing the degree of influence of the pressing force and the heating / pressing time on the generation of voids in the embodiment of FIG. 1;
【図５】リードフレームへの半導体素子の接着構造を示
す説明図であり、（イ）は平面図、（ロ）は（イ）のＡ
−Ａ断面図である。5A and 5B are explanatory views showing a bonding structure of a semiconductor element to a lead frame, wherein FIG. 5A is a plan view, and FIG.
It is -A sectional drawing.
【図６】従来の接着方法の問題点を示す説明図であり、
（イ）は部分平面図、（ロ）は（イ）のＤ−Ｄ断面図で
ある。FIG. 6 is an explanatory view showing a problem of a conventional bonding method;
(A) is a partial plan view, (B) is a DD sectional view of (A).
１ マウントヘッド ２ マウントステージ ３ リードフレーム ４ 半導体素子 ６ 接着層 ７ 接着用フィルム ８ 空隙 DESCRIPTION OF SYMBOLS 1 Mount head 2 Mount stage 3 Lead frame 4 Semiconductor element 6 Adhesive layer 7 Adhesive film 8 Air gap
フロントページの続き (56)参考文献 特開 昭60−102751（ＪＰ，Ａ) 特開 平６−21111（ＪＰ，Ａ) 特開 平６−163799（ＪＰ，Ａ) 特開 平９−64070（ＪＰ，Ａ) (58)調査した分野(Int.Cl.7，ＤＢ名) H01L 21/52 H01L 21/58 Continuation of the front page (56) References JP-A-60-102751 (JP, A) JP-A-6-21111 (JP, A) JP-A-6-163799 (JP, A) JP-A-9-64070 (JP, A) , A) (58) Fields investigated (Int. Cl. 7 , DB name) H01L 21/52 H01L 21/58
Claims (4)
方の接着層をリードフレームに貼り付けた後、他方の接
着層と半導体素子を加熱加圧することにより、前記リー
ドフレームへ前記半導体素子を接着する半導体素子の接
着方法において、前記他方の接着層と前記半導体素子を
加熱加圧する際に、 前記リードフレーム側の加熱温度を前記半導体素子側の
加熱温度より予め設定した温度だけ低くし、 前記半導体素子側の加熱温度を前記接着層のガラス転移
温度より高くすることを特徴とするリードフレームと半
導体素子の接着方法。1. A one adhesive film having an adhesive layer on both sides
After attaching one adhesive layer to the lead frame,
By heating and pressing the deposition layer and the semiconductor element,
Bonding the semiconductor element to the semiconductor frame
In the attaching method, the other adhesive layer and the semiconductor element are separated from each other.
When heating and pressing, the heating temperature on the lead frame side is lower than the heating temperature on the semiconductor element side by a preset temperature, and the heating temperature on the semiconductor element side is higher than the glass transition temperature of the adhesive layer. Characteristic method of bonding a lead frame and a semiconductor element.
半導体素子側の加熱温度よりも、前記予め設定した温度
として少なくとも２０℃低い温度に設定されることを特
徴とする請求項第１項記載のリードフレームと半導体素
子の接着方法。2. The heating temperature on the lead frame side is set to a temperature lower than the heating temperature on the semiconductor element side by at least 20 ° C. as the preset temperature. Bonding method of lead frame and semiconductor element.
れることを特徴とする請求項第１項記載のリードフレー
ムと半導体素子の接着方法。3. The method according to claim 1, wherein the heating and pressing are performed continuously for 2 to 6 seconds.
圧力下で行われることを特徴とする請求項第１項記載の
リードフレームと半導体素子の接着方法。4. The method according to claim 1, wherein the heating and pressurizing are performed under a pressure of 4 kgf / cm 2 or more.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP02943998A JP3279516B2 (en) | 1998-02-12 | 1998-02-12 | Bonding method of lead frame and semiconductor element |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP02943998A JP3279516B2 (en) | 1998-02-12 | 1998-02-12 | Bonding method of lead frame and semiconductor element |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH11233532A JPH11233532A (en) | 1999-08-27 |
| JP3279516B2 true JP3279516B2 (en) | 2002-04-30 |
Family
ID=12276176
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP02943998A Expired - Fee Related JP3279516B2 (en) | 1998-02-12 | 1998-02-12 | Bonding method of lead frame and semiconductor element |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3279516B2 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8016518B2 (en) | 2008-09-25 | 2011-09-13 | Terra Technologies, LLC | Sheet pile for the subterranean support of underground conduits |
| US8096733B2 (en) | 2009-07-10 | 2012-01-17 | Hercules Machinery Corporation | Apparatus for inserting sheet pile having an independently adjustable insertion axis and method for using the same |
| US8342778B2 (en) | 2009-04-16 | 2013-01-01 | Hercules Machinery Corporation | Method and apparatus for facilitating the subterranean support of underground conduits having a fixed insertion axis |
-
1998
- 1998-02-12 JP JP02943998A patent/JP3279516B2/en not_active Expired - Fee Related
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8016518B2 (en) | 2008-09-25 | 2011-09-13 | Terra Technologies, LLC | Sheet pile for the subterranean support of underground conduits |
| US8061934B2 (en) | 2008-09-25 | 2011-11-22 | Terra Technologies, LLC | Method and installation for the subterranean support of underground conduits |
| US8303217B2 (en) | 2008-09-25 | 2012-11-06 | Terra Technologies, LLC | Systems for the subterranean support of underground conduits |
| US8342778B2 (en) | 2009-04-16 | 2013-01-01 | Hercules Machinery Corporation | Method and apparatus for facilitating the subterranean support of underground conduits having a fixed insertion axis |
| US8096733B2 (en) | 2009-07-10 | 2012-01-17 | Hercules Machinery Corporation | Apparatus for inserting sheet pile having an independently adjustable insertion axis and method for using the same |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH11233532A (en) | 1999-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5861661A (en) | Composite bump tape automated bonded structure | |
| US6461890B1 (en) | Structure of semiconductor chip suitable for chip-on-board system and methods of fabricating and mounting the same | |
| US4320412A (en) | Composite material for mounting electronic devices | |
| US20050116329A1 (en) | Semiconductor package with low resistance package-to-die interconnect scheme for reduced die stresses | |
| JP2009514240A (en) | Method for joining electronic components | |
| JP3881751B2 (en) | Semiconductor chip mounting structure and mounting method | |
| JP3279516B2 (en) | Bonding method of lead frame and semiconductor element | |
| US6534792B1 (en) | Microelectronic device structure with metallic interlayer between substrate and die | |
| JP3227357B2 (en) | Bonding method of board with lead | |
| JPH1022334A (en) | Semiconductor device | |
| US6008072A (en) | Tape automated bonding method | |
| US6194780B1 (en) | Tape automated bonding method and bonded structure | |
| WO1998057370A1 (en) | Flip-chip member, sheetlike sealing material, semiconductor device, and process for manufacturing the same | |
| JPS6114798A (en) | Method of forming solder mutual connection | |
| JP3839891B2 (en) | Semiconductor lead frame and semiconductor package method | |
| JP2000299328A (en) | Method of bonding liquid crystal polymer tape and method of mounting semiconductor chip on lead frame | |
| JPS5834932A (en) | Semiconductor device | |
| JP4427379B2 (en) | Hermetic sealing material and manufacturing method thereof | |
| JPS61181136A (en) | Die bonding | |
| JP2004071608A (en) | Semiconductor device manufacturing equipment | |
| JPH1081857A (en) | Double-sided adhesive tape, lead frame and integrated circuit device | |
| JP2526666B2 (en) | How to attach the film to the lead frame | |
| JP2936255B2 (en) | Manufacturing method of ceramic package | |
| JP2810551B2 (en) | Semiconductor package | |
| JP2986661B2 (en) | Method for manufacturing semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080222 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090222 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100222 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100222 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110222 Year of fee payment: 9 |
|
| LAPS | Cancellation because of no payment of annual fees |