Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3361891B2 - Assembly method of multi-stage voltage doubler rectifier circuit - Google Patents
[go: Go Back, main page]

JP3361891B2 - Assembly method of multi-stage voltage doubler rectifier circuit - Google Patents

Assembly method of multi-stage voltage doubler rectifier circuit

Info

Publication number
JP3361891B2
JP3361891B2 JP17355594A JP17355594A JP3361891B2 JP 3361891 B2 JP3361891 B2 JP 3361891B2 JP 17355594 A JP17355594 A JP 17355594A JP 17355594 A JP17355594 A JP 17355594A JP 3361891 B2 JP3361891 B2 JP 3361891B2
Authority
JP
Japan
Prior art keywords
capacitor
group
rectifier circuit
voltage doubler
lead wires
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP17355594A
Other languages
Japanese (ja)
Other versions
JPH0819256A (en
Inventor
充由 海老塚
徳次 松沼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Origin Electric Co Ltd
Original Assignee
Origin Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Origin Electric Co Ltd filed Critical Origin Electric Co Ltd
Priority to JP17355594A priority Critical patent/JP3361891B2/en
Publication of JPH0819256A publication Critical patent/JPH0819256A/en
Application granted granted Critical
Publication of JP3361891B2 publication Critical patent/JP3361891B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Rectifiers (AREA)

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は多段倍電圧整流回路の組
立方法に関するものであり,特にイメージインテンシフ
ァイア管等に用いられる20kV〜30kV程度の直流高電圧発
生装置に利用される多段倍電圧整流回路の組立方法に関
するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of assembling a multi-stage voltage doubler rectifier circuit, and more particularly to a multi-stage voltage doubler used in a DC high voltage generator of about 20 kV to 30 kV used for an image intensifier tube or the like. The present invention relates to a method of assembling a rectifier circuit.

【0002】[0002]

【従来技術】イメージインテンシファイア管等に用いら
れる20kV〜30kV程度の直流高電圧発生装置は,電圧は高
いが電流はほとんどゼロであるため回路構成としては,
20kHz 乃至50kHz の高周波を多段倍電圧整流回路で整流
して小型軽量になるように構成される。そして高電圧構
成部品については,合成樹脂絶縁材でモールドすること
により小型軽量にしている。このような構成で直接管球
に取り付ける程度に小型軽量化されている。
2. Description of the Related Art A DC high voltage generator of about 20 kV to 30 kV used for an image intensifier tube or the like has a high voltage but almost no current, and therefore has a circuit configuration of
It is configured to rectify a high frequency of 20kHz to 50kHz with a multistage voltage doubler rectifier circuit to make it compact and lightweight. The high-voltage components are made compact and lightweight by molding them with synthetic resin insulation. With such a configuration, the size and weight are reduced to the extent that it can be directly attached to a tube.

【0003】この種の多段倍電圧整流回路の好ましい条
件としては,まず絶縁沿面距離を保つことと,必要な絶
縁強度を確保するために,合成樹脂材でモールドする場
合に絶縁層の厚さをほぼ均一に保ち回路の仕上がりの外
周容積を小さくすることの2つの条件を満たすことが必
要である。
The preferred conditions for this type of multi-stage voltage doubler rectifier circuit are first to maintain the insulation creepage distance and to ensure the necessary insulation strength, the thickness of the insulation layer when molding with a synthetic resin material. It is necessary to satisfy the two conditions of keeping almost uniform and reducing the outer peripheral volume of the finished circuit.

【0004】このための製造方法として,特公昭55-151
19号公報では樹脂モールド電気装置の製造方法が開示さ
れている。この発明では,所定位置に複数の孔を形成
してなる治具の上記各孔に開口部を有する中継用金属体
を嵌入して保持せしめる工程と,複数個の電気部品の
リード線の所定のものを上記中継用金属体の開口部内に
挿入して所要回路配置する工程と,上記電気部品のリ
ード線が挿入された各中継用金属体の開口部に溶融ハン
ダを流し込み,上記各電気部品を上記中継用金属体を介
して所要回路接続する工程と,この所要回路接続され
た各電気部品を,前記中継用金属体を治具の孔から離脱
させることにより上記治具から分離させた後に樹脂モー
ルドする工程の4工程を具備したことを特徴とする樹脂
モールド電気装置の製造方法が提案されている。
As a manufacturing method for this, Japanese Patent Publication No. 55-151
Japanese Patent Laid-Open No. 19 discloses a method of manufacturing a resin-molded electric device. According to the present invention, a step of fitting and holding a relay metal body having an opening in each of the holes of a jig having a plurality of holes formed at predetermined positions, and a predetermined number of lead wires of a plurality of electric components are held. The step of inserting the product into the opening of the relay metal body and arranging a required circuit, and the molten solder is poured into the opening of each relay metal body into which the lead wire of the electric component is inserted, and each of the electric components is attached. A step of connecting the required circuit through the relay metal body, and separating each of the electric components connected to the required circuit from the jig by detaching the relay metal body from the hole of the jig. There has been proposed a method of manufacturing a resin-molded electric device, which is characterized by including four molding steps.

【0005】この製造方法は,プリント基板を用いる方
法と同じ程度の良好な作業性を有しつつ,構成部品を支
える材料が存在しないため後の樹脂モールド工程におい
て絶縁上問題となる物体が存在しないという利点があ
る。しかしながらこの製造方法では仕上がり外周容積を
小さくすることには配慮されていない。
This manufacturing method has the same good workability as that of the method using a printed circuit board, but there is no material that supports the constituent parts, so that there are no objects that cause insulation problems in the subsequent resin molding process. There is an advantage. However, this manufacturing method does not consider reducing the finished outer peripheral volume.

【0006】[0006]

【発明が解決しようとする課題】本発明は,多段倍電圧
整流回路について,少ない工数で占有外周容積を小さく
することができる組立方法を得ることを課題とする。
SUMMARY OF THE INVENTION An object of the present invention is to provide an assembling method for a multi-stage voltage doubler rectifier circuit which can reduce the occupied outer peripheral volume with a small number of steps.

【0007】[0007]

【課題を解決するための手段】本発明は前記課題を解決
するために以下の手段を提案するものである。双方向に
リード線を有する複数のセラミックコンデンサを直列接
続して構成される2組のコンデンサ群と、このコンデン
サ群の各リード線の剛性よりやや低い剛性のリード線を
有する複数のダイオードを直列接続して構成されるダイ
オード群とからなり、このダイオード群を直列接続して
その各直列接続点を前記2組の各コンデンサ群の各直列
接続点に交互に順次接続してなる多段倍電圧整流回路の
組立方法であって、順次以下の工程を備えるもの: (1)ほぼ一定間隔にほぼ直線状に2列に並べ、上端に
孔を有する複数の薄円筒を配設した治具上のこの薄円筒
の孔に、開口部を有する中継用金属体を嵌入して保存せ
しめる工程と、 (2)前記コンデンサ群の各リード線と前記ダイオード
群の各リード線を上記中継用金属体の開口部内に挿入し
て回路配置する工程と、 (3)前記コンデンサ群の各リード線と前記ダイオード
群の各リード線が挿入された前記各中継用金属体の開口
部に溶融ハンダを流し込み、上記各リード線を前記中継
用金属体を介して接続して多段倍電圧整流回路を構成す
る工程と、 (4)この多段倍電圧整流回路を前記治具の孔から離脱
させる工程と、 (5)前記2組のコンデンサ群を前記ダイオード群を対
象軸として内側に回転して曲げて、前記コンデンサ群の
各リード線を同一平面状に揃え、この多段倍電圧整流回
路について側断面の面積を縮小する工程。
The present invention proposes the following means in order to solve the above problems. Two sets of capacitor groups configured by serially connecting a plurality of ceramic capacitors having bidirectional lead wires, and a plurality of diodes having a lead wire having a rigidity slightly lower than the rigidity of each lead wire of this capacitor group are connected in series. A multi-stage voltage doubler rectifier circuit in which the diode groups are connected in series and the respective series connection points are alternately and sequentially connected to the respective series connection points of the two capacitor groups. Which comprises the following steps in sequence: (1) This thin film on a jig in which a plurality of thin cylinders having holes at the upper end are arranged in two rows in a substantially straight line at substantially constant intervals. A step of inserting a relay metal body having an opening into a cylindrical hole and storing the same; (2) placing each lead wire of the capacitor group and each lead wire of the diode group in the opening portion of the relay metal body; Insertion (3) Molten solder is poured into the openings of the relay metal bodies in which the lead wires of the capacitor group and the lead wires of the diode group are inserted, and the lead wires are connected to each other. A step of forming a multistage voltage doubler rectifier circuit by connecting through the relay metal body; (4) a step of disconnecting the multistage voltage doubler rectifier circuit from the hole of the jig; The capacitor group is rotated and bent inward with the diode group as the target axis , and the capacitor group
Aligning the lead wires on the same plane, and reducing the cross-sectional area of this multistage voltage doubler rectifier circuit.

【0008】また,上記の組立方法において,薄円筒の
孔に開口部を有する中継用金属体を嵌入する工程を省い
て,薄円筒の孔に直接コンデンサ群の各リード線とダイ
オード群の各リード線を挿入し,ここに溶融ハンダを流
し込んで組立る方法も可能である。
Further, in the above assembling method, the step of inserting the relay metal body having the opening portion into the hole of the thin cylinder is omitted, and each lead wire of the capacitor group and each lead of the diode group are directly inserted into the hole of the thin cylinder. It is also possible to insert wires and pour molten solder into them for assembly.

【0009】[0009]

【実施例】図1から図6により,本発明にかかる直流高
電圧発生装置の製造方法の一実施例を説明する。図1は
出力30kVの直流高電圧発生装置の回路図を示し,20
kHz 乃至50kHz の波高値2.5kV 程度の高周波電圧源4を
入力端子3,5から受け,ダイオード群11とコンデンサ
群7,9とからなる5段の倍電圧整流回路によって直流
30kVの高電圧を発生する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of a method for manufacturing a DC high voltage generator according to the present invention will be described with reference to FIGS. Fig. 1 shows the circuit diagram of a DC high voltage generator with an output of 30 kV.
A high-frequency voltage source 4 with a peak value of 2.5 kV of kHz to 50 kHz is received from the input terminals 3 and 5, and a direct current is generated by a five-stage voltage doubler rectifier circuit consisting of a diode group 11 and capacitor groups 7 and 9.
Generates high voltage of 30kV.

【0010】図2は組立用の治具である。この治具1は
肉厚のアルミニウムで製作されており,上面にはステン
レスの細いパイプで製作された部品挿入ポスト1a,1b,1
c,1d,1e,1f,1g,1h,1j,1k,1m,1n 1p,1q が2列に一定間
隔で植えられている。
FIG. 2 shows a jig for assembly. This jig 1 is made of thick aluminum, and the upper surface of the jig is made of a thin stainless steel pipe for inserting parts 1a, 1b, 1
c, 1d, 1e, 1f, 1g, 1h, 1j, 1k, 1m, 1n 1p, 1q are planted in two rows at regular intervals.

【0011】準備する部品としては,コンデンサ群7,
9はセラミックコンデンサで耐圧9kVで静電容量22
00PFでリード線が円板形のほぼ中央から出ている。
またこのコンデンサの外周の絶縁層の厚さは極めて薄
い。リード線は約1mm直径の硬質銅線である。またダイ
オード群11の各リード線は約0.7mm 直径の軟質銅線であ
る。ダイオード群11の各リード線の腰の強さはコンデン
サ群7,9の各リード線の腰の強さより軟らかいことが
本発明の一つの条件ではある。ハトメ3は半田とのなじ
みのよい黄銅で作られ,部品挿入ポスト1a等に適当な摩
擦を生ずるような外形寸法である。ハトメ3の内径はコ
ンデンサ群7,9のリード線2本とダイオード群11のリ
ード線2本が挿入できる寸法とする。
The parts to be prepared include a capacitor group 7,
9 is a ceramic capacitor, which has a withstand voltage of 9 kV and an electrostatic capacity of 22
At 00PF, the lead wire comes out from almost the center of the disk shape.
The thickness of the insulating layer on the outer periphery of this capacitor is extremely thin. The lead wire is a hard copper wire having a diameter of about 1 mm. Each lead wire of the diode group 11 is a soft copper wire having a diameter of about 0.7 mm. One condition of the present invention is that the stiffness of each lead wire of the diode group 11 is softer than the stiffness of each lead wire of the capacitor groups 7 and 9. The eyelet 3 is made of brass that is well compatible with solder, and has an external dimension that produces appropriate friction with the component insertion post 1a and the like. The inner diameter of the eyelet 3 is set so that the two lead wires of the capacitor groups 7 and 9 and the two lead wires of the diode group 11 can be inserted.

【0012】図3は本発明の組立方法の第1の工程を示
す図である。各部品挿入ポスト1a,1b,1c,1d,1e,1f,1g,1
h,1j,1k,1m,1n 1p,1q の上端にまずハトメ3を挿入す
る。ついでこの各ハトメ3に図1の回路図にしたがって
コンデンサ群7,9とダイオード群11を挿入する。そし
て各ハトメ3に挿入された各部品のリード線を半田付け
する。
FIG. 3 is a diagram showing a first step of the assembling method of the present invention. Each part insertion post 1a, 1b, 1c, 1d, 1e, 1f, 1g, 1
First, insert eyelet 3 at the upper end of h, 1j, 1k, 1m, 1n 1p, 1q. Then, the capacitor groups 7 and 9 and the diode group 11 are inserted into each eyelet 3 according to the circuit diagram of FIG. Then, the lead wires of the respective parts inserted in the respective eyelets 3 are soldered.

【0013】結線が完了した多段倍電圧整流回路4を治
具1の各部品挿入ポスト1a,1b,1c,1d,1e,1f,1g,1h,1j,1
k,1m,1n 1p,1q から離脱させると,図4に示す形とな
る。ここでハトメ3から突出したリード線を切断する。
The multi-stage voltage doubler rectifier circuit 4 which has completed the wiring is inserted into the respective component insertion posts 1a, 1b, 1c, 1d, 1e, 1f, 1g, 1h, 1j, 1 of the jig 1.
When separated from k, 1m, 1n 1p, 1q, the shape shown in Fig. 4 is obtained. Here, the lead wire protruding from the eyelet 3 is cut.

【0014】次に図5に示すようにハトメ3の周囲を尖
りがなくなるように半田付けを追加して丸める。そして
ダイオード群11を中心にコンデンサ群7,9を図5の矢
印の方向に回転して曲げる。
Next, as shown in FIG. 5, the periphery of the eyelet 3 is rounded by adding soldering so that the sharpness is eliminated. Then, the capacitor groups 7 and 9 are rotated around the diode group 11 in the direction of the arrow in FIG.

【0015】ダイオード群11の各リード線の腰の強さ
は、コンデンサ群7,9の各リード腰の強さより軟らか
いので、ほとんどダイオード群11のリード線が曲が
り、図6に示すようにコンデンサ群の各リード線を同一
平面状に揃えることで、多段倍電圧整流回路4の断面は
楕円形で外周容積は小さくなる。
[0015] the stiffness of the lead wires of the diode group 11, because softer than the strength of each lead waist capacitor group 7 and 9, bending most lead of the diode group 11, a capacitor group 6 Each lead wire is the same
By arranging them in a plane, the cross-section of the multistage voltage doubler rectifier circuit 4 is elliptical and the outer peripheral volume is small.

【0016】なお以上の製造方法において,電気部品の
半田付けについては,尖りがないように丸い仕上がりに
する。また,どの工程においても部品には作業員の手の
油脂,ほこり,水分などが付着しないように注意した
り,樹脂モールド直前には清浄工程,乾燥工程を施す必
要がある。
[0016] In the above manufacturing method, the soldering of the electric parts is finished in a round shape so that there is no sharpness. In addition, it is necessary to take care so that oil, grease, and moisture do not adhere to the hands of workers in any process, and to perform a cleaning process and a drying process immediately before resin molding.

【0017】[0017]

【発明の効果】本発明は以上述べたような特徴を有して
おり,本発明の組立方法によれば作業性が良好なため,
少ない工数で組立ることができ,半田仕上がりが確実で
丸くできる。また完成した多段倍電圧整流回路は占有面
積を小さくすることができる。さらに絶縁沿面距離につ
いても,特別な絶縁支持具を用いないでも達成される。
したがって低コストで確実に小型軽量な高電圧発生装置
を製造することができる。
The present invention has the characteristics as described above, and since the assembling method of the present invention has good workability,
It can be assembled with a small number of man-hours, and the solder finish can be made sure and round. Further, the completed multi-stage voltage doubler rectifier circuit can occupy a small area. In addition, the insulation creepage distance can be achieved without using special insulation supports.
Therefore, it is possible to reliably manufacture a small and lightweight high voltage generator at low cost.

【図面の簡単な説明】[Brief description of drawings]

【図1】多段倍電圧整流回路を有する30kV出力の直
流高電圧発生装置の回路図を示す。
FIG. 1 shows a circuit diagram of a 30 kV output DC high voltage generator having a multi-stage voltage doubler rectifier circuit.

【図2】組立用の治具を示す。FIG. 2 shows a jig for assembly.

【図3】本発明にかかる多段倍電圧整流回路の組立方法
の第1の工程を示す。
FIG. 3 shows a first step of the method for assembling the multistage voltage doubler rectifier circuit according to the present invention.

【図4】本発明にかかる多段倍電圧整流回路の組立方法
の第2の工程を示す。
FIG. 4 shows a second step of the method for assembling the multistage voltage doubler rectifier circuit according to the present invention.

【図5】本発明にかかる多段倍電圧整流回路の組立方法
の第3の工程を示す。
FIG. 5 shows a third step of the method for assembling the multistage voltage doubler rectifier circuit according to the present invention.

【図6】本発明にかかる多段倍電圧整流回路の組立方法
の第4の工程を示す。
FIG. 6 shows a fourth step of the method for assembling the multistage voltage doubler rectifier circuit according to the present invention.

【符号の説明】[Explanation of symbols]

1…治具 9…コンデン
サ群 2…高周波源 11…ダイオー
ド群 3…入力端子 13…抵抗器 5…入力端子 7…コンデンサ群
1 ... Jig 9 ... Capacitor group 2 ... High frequency source 11 ... Diode group 3 ... Input terminal 13 ... Resistor 5 ... Input terminal 7 ... Capacitor group

───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H02M 7/10 H02M 7/04 ─────────────────────────────────────────────────── ─── Continuation of the front page (58) Fields surveyed (Int.Cl. 7 , DB name) H02M 7/10 H02M 7/04

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】双方向にリード線を有する複数のセラミッ
クコンデンサを直列接続して構成される2組のコンデン
サ群と、このコンデンサ群の各リード線の剛性よりやや
低い剛性のリード線を有する複数のダイオードを直列接
続して構成されるダイオード群とからなり、このダイオ
ード群を直列接続してその各直列接続点を前記2組の各
コンデンサ群の各直列接続点に交互に順次接続してなる
多段倍電圧整流回路の組立方法であって、順次以下の工
程を備えるもの: (1)ほぼ一定間隔にほぼ直線状に2列に並べ、上端に
孔を有する複数の薄円筒を配設した治具上のこの薄円筒
の孔に、開口部を有する中継用金属体を嵌入して保存せ
しめる工程と、 (2)前記コンデンサ群の各リード線と前記ダイオード
群の各リード線を上記中継用金属体の開口部内に挿入し
て回路配置する工程と、 (3)前記コンデンサ群の各リード線と前0記ダイオー
ド群の各リード線が挿入された前記各中継用金属体の開
口部に溶融ハンダを流し込み、上記各リード線を前記中
継用金属体を介して接続して多段倍電圧整流回路を構成
する工程と、 (4)この多段倍電圧整流回路を前記治具の孔から離脱
させる工程と、 (5)前記2組のコンデンサ群を前記ダイオード群を対
象軸として内側に回転して曲げて、前記コンデンサ群の
各リード線を同一平面状に揃え、この多段倍電圧整流回
路について側断面の面積を縮小する工程。
1. A set of two capacitor groups configured by serially connecting a plurality of ceramic capacitors having bidirectional lead wires, and a plurality of lead wires having a rigidity slightly lower than the rigidity of each lead wire of the capacitor group. And a diode group configured by connecting the diodes in series, the diode groups being connected in series, and the respective series connection points are alternately and sequentially connected to the series connection points of the two capacitor groups. A method for assembling a multi-stage voltage doubler rectifier circuit, which sequentially comprises the following steps: (1) A plurality of thin cylinders having holes at the upper end are arranged in two rows in a substantially straight line at substantially constant intervals. A step of inserting and storing a relay metal body having an opening into the thin cylindrical hole on the tool, (2) connecting each lead wire of the capacitor group and each lead wire of the diode group to the relay metal of a body (3) Pour molten solder into the openings of the relay metal bodies in which the lead wires of the capacitor group and the lead wires of the diode group described above are inserted. A step of forming a multistage voltage doubler rectifier circuit by connecting the lead wires through the relay metal body, and (4) a step of disconnecting the multistage voltage doubler rectifier circuit from the hole of the jig. 5) The two capacitor groups are rotated and bent inward with the diode group as a target axis to bend the two capacitor groups.
Aligning the lead wires on the same plane, and reducing the cross-sectional area of this multistage voltage doubler rectifier circuit.
【請求項2】双方向にリード線を有する複数のセラミッ
クコンデンサを直列接続して構成される2組のコンデン
サ群と、このコンデンサ群の各リード線の剛性よりやや
低い剛性のリード線を有する複数のダイオードを直列接
続して構成されるダイオード群とからなり、このダイオ
ード群を直列接続してその各直列接続点を前記2組の各
コンデンサ群の各直列接続点に交互に順次接続してなる
多段倍電圧整流回路の組立方法であって、順次以下の工
程を備えるもの: (1)ほぼ一定間隔にほぼ直線状に2列に並べ、上端に
孔を有する複数の薄円筒を配設した治具上のこの薄円筒
の孔の中に、前記コンデンサ群の各リード線と前記ダイ
オード群の各リード線を挿入して回路配置する工程と、 (2)前記コンデンサ群の各リード線と前記ダイオード
群の各リード線が挿入された前記薄円筒の孔に溶融ハン
ダを流し込み、上記各リード線を互いに接続して多段倍
電圧整流回路を構成する工程と、 (3)この多段倍電圧整流回路を前記治具の孔から離脱
させる工程と、 (4)前記2組のコンデンサ群を前記ダイオード群を対
象軸として内側に回転して曲げて、前記コンデンサ群の
各リード線を同一平面状に揃え、この多段倍電圧整流回
路について側断面の面積を縮小する工程。
2. A set of two capacitor groups configured by serially connecting a plurality of ceramic capacitors having bidirectional lead wires, and a plurality of lead wires having a rigidity slightly lower than the rigidity of each lead wire of the capacitor group. And a diode group configured by connecting the diodes in series, the diode groups being connected in series, and the respective series connection points are alternately and sequentially connected to the series connection points of the two capacitor groups. A method for assembling a multi-stage voltage doubler rectifier circuit, which sequentially comprises the following steps: (1) A plurality of thin cylinders having holes at the upper end are arranged in two rows in a substantially straight line at substantially constant intervals. Inserting each lead wire of the capacitor group and each lead wire of the diode group into the hole of the thin cylinder on the tool to arrange the circuit; (2) each lead wire of the capacitor group and the diode; A step of pouring molten solder into the hole of the thin cylinder into which each lead wire of the group is inserted and connecting the lead wires to each other to form a multi-stage voltage doubler rectifier circuit; a step of separating from the hole of the jig, (4) the two sets of the capacitor group bent rotated inward as the target axis the diode group, of the capacitor group
Aligning the lead wires on the same plane, and reducing the cross-sectional area of this multistage voltage doubler rectifier circuit.
JP17355594A 1994-07-01 1994-07-01 Assembly method of multi-stage voltage doubler rectifier circuit Expired - Lifetime JP3361891B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17355594A JP3361891B2 (en) 1994-07-01 1994-07-01 Assembly method of multi-stage voltage doubler rectifier circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17355594A JP3361891B2 (en) 1994-07-01 1994-07-01 Assembly method of multi-stage voltage doubler rectifier circuit

Publications (2)

Publication Number Publication Date
JPH0819256A JPH0819256A (en) 1996-01-19
JP3361891B2 true JP3361891B2 (en) 2003-01-07

Family

ID=15962721

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17355594A Expired - Lifetime JP3361891B2 (en) 1994-07-01 1994-07-01 Assembly method of multi-stage voltage doubler rectifier circuit

Country Status (1)

Country Link
JP (1) JP3361891B2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5515119B2 (en) 2010-10-05 2014-06-11 株式会社ブイ・テクノロジー Scan exposure equipment using microlens array

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5515119B2 (en) 2010-10-05 2014-06-11 株式会社ブイ・テクノロジー Scan exposure equipment using microlens array

Also Published As

Publication number Publication date
JPH0819256A (en) 1996-01-19

Similar Documents

Publication Publication Date Title
US7796397B2 (en) Electronic components assembly and method for producing same
JPH04337610A (en) Inductance parts
JP3361891B2 (en) Assembly method of multi-stage voltage doubler rectifier circuit
JPH0632654Y2 (en) Coil parts
JP3805507B2 (en) Capacitor
US11101711B2 (en) Brushless direct current motor, stator part and winding method thereof
JP3966549B2 (en) Multistage voltage doubler rectifier and manufacturing method thereof
JPH08273947A (en) Electric component with sintered body and its manufacture
JP2003031430A (en) Small fly-back transformer
JPH08116156A (en) Electrical component parallel connection wiring method and printed circuit board
JPH0462912A (en) Electrolytic capacitor
JPS6245519Y2 (en)
JP3037546B2 (en) High voltage capacitor for pulse forming
JP3266810B2 (en) Multi-stage voltage doubler rectifier circuit
JPS5939992B2 (en) Manufacturing method of multi-voltage rectifier
JPH07115025A (en) Electronic circuit board with transformer
JPS61251017A (en) Composite part
JPS6215806A (en) Chip inductor
JP3102146B2 (en) Flyback transformer
JPH0732917U (en) Flyback transformer
JPH01173701A (en) Coil parts
JP2002237415A (en) Coil device
JPH0511756U (en) Small motor stator structure
JPH05226122A (en) Fixed resistor manufacturing method
JPH06327093A (en) Speaker terminal

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20021008

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081018

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091018

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091018

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101018

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101018

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111018

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111018

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121018

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121018

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121018

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131018

Year of fee payment: 11

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term