JP3393036B2 - Control device for PWM converter - Google Patents
Control device for PWM converterInfo
- Publication number
- JP3393036B2 JP3393036B2 JP14094997A JP14094997A JP3393036B2 JP 3393036 B2 JP3393036 B2 JP 3393036B2 JP 14094997 A JP14094997 A JP 14094997A JP 14094997 A JP14094997 A JP 14094997A JP 3393036 B2 JP3393036 B2 JP 3393036B2
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- sine wave
- power supply
- reference sine
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Rectifiers (AREA)
- Control Of Voltage And Current In General (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Description
【発明の詳細な説明】
【0001】
【発明の属する技術分野】本発明は、パルス幅制御によ
り交流を直流に変換するコンバータの制御装置に係わ
り、特に交流基準正弦波を安定に生成する装置に関する
ものである。
【0002】
【従来の技術】一般的にコンバータの交流制御では、正
弦波の指令値を作成するために電源電圧と同期した基準
正弦波の生成を必要とする場合が多い。このため,電源
電圧のゼロクロス点を検出して、電源の周波数と位相と
一致させるように基準正弦波の周波数と位相を調整する
制御装置を設ける必要がある。
【0003】基準正弦波の位相を調整するために,従来
では主に二種類の方法が使われている。一番目の方法
は、最も単純に電源がゼロクロスする度に、基準正弦波
の位相を検出点での電源位相でリセットし、その後電源
周波数の見積値の周波数を累加(積分)することで位相
を求める方法である。もう一つの方法の原理は図2のブ
ロック線図に示されている。
【0004】図2において、7は位相制御器で、電源電
圧ゼロクロス時の電源電圧位相値(θcross)とそ
の時点の基準正弦波の位相値(θc)との偏差を増幅し
て、周波数増分(Δωc)を出力する。6は周波数制御
ループで、基準正弦波の周波数(ωc)が与えられた指
令値に一致するように、指令値と基準正弦波周波数との
偏差を増幅して、基準正弦波の周波数を更新して調整す
る。その指令値は位相制御器7の出力(Δωc)と電源
周波数(ゼロクロス周波数)の検出値(ωs)との和か
らなる。41は積分器で周波数制御ループ6から出力の
基準正弦波の周波数を累加して、位相(θc)を求め
る。
【0005】
【発明が解決しようとする課題】しかしながら、次に示
すような課題がある。第1の方法は簡単であるが、電源
周波数が正確に分からず、または変動があるとき、基準
正弦波周波数が電源周波数とのずれが生じ、次のゼロク
ロス直前に位相誤差がたまり,ゼロクロス点でリセット
されると、基準正弦波が不連続になり、切れ込みが出る
ので、交流制御ループに悪影響が与える。これに対して
第2の方法では、基準正弦波の位相がリセットすること
なく、波形が連続的になるが、構成は周波数と位相の二
重ループとなり、複雑である。それに、位相誤差にオフ
セットを残さないために、位相制御器か周波数増幅器か
或いは両方に積分器を入れなけれならず、積分器41を
含めると、ループの次数が2以上となる。従って、ルー
プの安定余裕の確保が難しく、電源変動等が生じたとき
崩れやすくなる。
【0006】本発明は上述した点に鑑みて創案されたも
ので、その目的とするところは、これらの欠点を解決
し、構成が簡単で、安定に基準正弦波を発生できるPW
Mコンバータの制御装置を提供するものである。
【0007】
【課題を解決するための手段】つまり、その目的を達成
するための手段は、交流電源から直流に変換するPWM
コンバータ変換器と、該電源電圧のゼロクロス周期検出
器と、該ゼロクロス検出時刻を基準として正弦波交流指
令を生成する基準正弦波生成器と、交流制御量を該交流
指令値に一致させるように変換器を構成する半導体スイ
ッチ素子の開閉信号を出力する交流制御器とを備えてな
るPWM制御コンバータの基準正弦波生成器において、
電源電圧ゼロクロス周波数検出値をローパスフィルタを
通して電源平均周波数(ωsバー)を求める第1の手段
と、ゼロクロス時の電源電圧位相と基準正弦波の位相と
の偏差を増幅して得る増分周波数(Δωc)を求める第
2の手段と、前記第1の手段で求められた電源平均周波
数と第2の手段で求められた基準正弦波増分周波数とを
加算して基準正弦波の周波数(ωc)を求める第3の手
段を設け、前記第3の手段の出力に基づいて基準正弦波
を生成することにある。
【0008】
【発明の実施の形態】以下、本発明の一実施例を図面に
基づいて詳述する。図1は本発明の一実施例を示すブロ
ック図であり、図1において、第1の手段1で電源の周
波数を推定し、第2の手段2で基準正弦波の位相が電源
電圧の位相とずれた場合、位相を加減速させる増分周波
数を生成する。そして、第3の手段3で第1手段1と第
2の手段2の出力を加算することによって、基準正弦波
の周波数ωcを求める。基準正弦波の位相は第3の手段
3で求めた基準正弦波周波数を積分器4によって得られ
ることができる。かような構成において、電源電圧角周
波数をωsで表すと、位相θsは(1)式のようにな
る。
【0009】
【数1】
【0010】ただし、tは時間変数で、電源電圧がゼロ
クロスした時始点0と定義している。電源周波数は電圧
が前回と今回のゼロクロスの期間をタイマで測ることに
よって得られるが、電圧変動或いはスイッチングリップ
ル、ノイズ等により、毎回の値が変わることが考えられ
る。毎回測った周波数を直接に基準正弦波位相の演算に
使うと、上記の理由で穏やかな基準正弦波を得ることが
難しい。本発明の第1の手段1は測った周波数値をロー
パスして平均周波数ωsを求める手段で、この手段で得
た平均周波数はスイッチングリップルや電圧変動等の影
響を除去した理想の電源周波数と考えられる。これを位
相の算出に使えば、安定な基準正弦波を得ることができ
る。また、電源周波数が変化した場合、平均演算による
僅かな遅れで、平均周波数が電源周波数にオフセットな
く追従できることが明らかである。ローパスフィルタに
ついては、種種のものを適用してもよいが、(2)式に
示した一時遅れフィルタは最も単純である。
【0011】
【数2】【0012】ただし、sはラプラス演算子を表し、τは
ローパスフィルタの時定数である。基準正弦波の位相θ
cは(1)式と同じ形で(2)式のように計算できる。
【0013】
【数3】
【0014】しかし、このやり方ではゼロクロス検出点
で毎回θcをθcrossにリセットする必要がある。
θcrossは電源が定常状態の仮定で検出回路定数か
ら算出された値で、上述電源変動やスイッチングリップ
ル等がある場合、周波数と同じような不具合が起る。ま
た,平均周波数と電源周波数ωsとのずれがある場合、
基準正弦波の位相は電源の位相から徐々に離れていく。
リセットすると、従来の技術に述べたように波形が不連
続になる不具合が出る。
【0015】基準正弦波の位相を連続的に生成するため
に、ゼロクロス点でもリセットせずに今までの値をベー
スに累算する。位相のずれを防ぐために、本発明の第2
の手段2では、ゼロクロス点での電源位相θcross
とその時点の基準正弦波の位相との差を増幅し、基準正
弦波周波数の増分Δωcを計算する。そして、第3の手
段3で、その周波数増分を電源周波数平均値に加算する
ことによって、基準正弦波の周波数を算出し、位相の進
むスピードを加減速させ、位相差を徐々にゼロへ収束す
るようにさせる。
【0016】図1において、第2の手段2の増幅器は一
般的にPI制御器で構成することができるが、第1の手
段1の出力は電源周波数の定常値と一致しているので、
積分制御器がなくても、すなわち単純に比例器で構成し
ても、理論的に位相誤差オフセットが残らない。積分器
を使用せず済むので、ループの次数は4の積分器一個で
1となる。従って、安定性が常に確保されている。
【0017】上述のように、本発明の第1の手段1では
電源の周波数をオフセット無く推定することができると
ともに、安定な基準正弦波の生成を可能とする。第2の
手段2では位相同期初期誤差があるとき、その誤差を無
くすように基準正弦波周波数を加減速させる。第3の手
段3では、第1及び第2の手段の出力を加算して、基準
正弦波の周波数とすることによって、安定で誤差オフセ
ットの残らない基準正弦波生成装置を構成する。
【0018】
【発明の効果】以上説明したように本発明によれば、構
成が簡単で、波形の安定度の高い基準正弦波を生成する
ことができる。Description: BACKGROUND OF THE INVENTION [0001] 1. Field of the Invention [0002] The present invention relates to a control device for a converter that converts AC to DC by pulse width control, and more particularly to a device for stably generating an AC reference sine wave. Things. 2. Description of the Related Art Generally, in AC control of a converter, it is often necessary to generate a reference sine wave synchronized with a power supply voltage in order to generate a sine wave command value. Therefore, it is necessary to provide a control device that detects the zero-cross point of the power supply voltage and adjusts the frequency and phase of the reference sine wave so as to match the frequency and phase of the power supply. In order to adjust the phase of a reference sine wave, two types of methods have conventionally been used. The first method is to simply reset the phase of the reference sine wave at the power supply phase at the detection point each time the power supply crosses zero, and then add (integrate) the estimated power supply frequency to set the phase. It is a method to ask. The principle of another method is illustrated in the block diagram of FIG. In FIG. 2, reference numeral 7 denotes a phase controller, which amplifies the deviation between the power supply voltage phase value (θcross) at the time of power supply voltage zero crossing and the phase value (θc) of the reference sine wave at that time, and amplifies the frequency. Δωc) is output. Reference numeral 6 denotes a frequency control loop, which amplifies the deviation between the command value and the reference sine wave frequency so that the reference sine wave frequency (ωc) matches the given command value, and updates the reference sine wave frequency. Adjust. The command value is the sum of the output (Δωc) of the phase controller 7 and the detection value (ωs) of the power supply frequency (zero cross frequency). Reference numeral 41 denotes an integrator for adding the frequency of the reference sine wave output from the frequency control loop 6 to determine the phase (θc). [0005] However, there are the following problems. The first method is simple, but when the power supply frequency is not accurately known or fluctuates, the reference sine wave frequency deviates from the power supply frequency, and the phase error accumulates immediately before the next zero crossing, and the zero point at the zero crossing point When reset, the reference sine wave becomes discontinuous and cuts, adversely affecting the AC control loop. On the other hand, in the second method, the waveform of the reference sine wave is continuous without resetting the phase, but the configuration is a double loop of frequency and phase, which is complicated. In addition, in order to leave no offset in the phase error, an integrator must be provided in the phase controller, the frequency amplifier, or both. When the integrator 41 is included, the order of the loop becomes 2 or more. Therefore, it is difficult to secure the stability margin of the loop, and the loop is easily broken when the power supply fluctuates. SUMMARY OF THE INVENTION The present invention has been made in view of the above points, and has as its object to solve these drawbacks, to have a simple configuration, and to provide a PW capable of stably generating a reference sine wave.
An object of the present invention is to provide a control device for an M converter. [0007] That is, a means for achieving the object is a PWM for converting an AC power supply to a DC.
A converter converter, a zero-cross period detector of the power supply voltage, a reference sine-wave generator that generates a sine-wave AC command based on the zero-cross detection time, and a conversion so that an AC control amount matches the AC command value. A reference sine wave generator of a PWM control converter comprising: an AC controller that outputs an open / close signal of a semiconductor switch element that constitutes a switch.
A first means for obtaining a power supply voltage zero-cross frequency detection value through a low-pass filter to obtain a power supply average frequency (ωs bar); And a second means for calculating the reference sine wave frequency (ωc) by adding the average power supply frequency obtained by the first means and the reference sine wave incremental frequency obtained by the second means. The third means is provided, and a reference sine wave is generated based on the output of the third means. An embodiment of the present invention will be described below in detail with reference to the drawings. FIG. 1 is a block diagram showing an embodiment of the present invention. In FIG. 1, the frequency of the power supply is estimated by the first means 1 and the phase of the reference sine wave is changed by the second means 2 to the phase of the power supply voltage. If it deviates, an incremental frequency for accelerating or decelerating the phase is generated. Then, the third means 3 adds the outputs of the first means 1 and the second means 2 to determine the frequency ωc of the reference sine wave. The phase of the reference sine wave can be obtained by the integrator 4 at the reference sine wave frequency obtained by the third means 3. In such a configuration, when the power supply voltage angular frequency is represented by ωs, the phase θs is represented by the following equation (1). [0009] Here, t is a time variable, and is defined as a starting point 0 when the power supply voltage crosses zero. The power supply frequency can be obtained by measuring the period of the zero crossing between the previous time and the current time with a timer, but the value may be changed every time due to voltage fluctuation, switching ripple, noise, or the like. If the frequency measured every time is directly used for calculating the reference sine wave phase, it is difficult to obtain a gentle reference sine wave for the above-described reason. The first means 1 of the present invention is a means for obtaining an average frequency ωs by low-passing a measured frequency value. The average frequency obtained by this means is considered to be an ideal power supply frequency from which influences such as switching ripple and voltage fluctuation are removed. Can be If this is used for phase calculation, a stable reference sine wave can be obtained. Also, when the power supply frequency changes, it is clear that the average frequency can follow the power supply frequency without offset with a slight delay due to the average calculation. Various types of low-pass filters may be applied, but the temporary delay filter shown in equation (2) is the simplest. ## EQU2 ## Here, s represents a Laplace operator, and τ is a time constant of a low-pass filter. Reference sine wave phase θ
c can be calculated as in equation (2) in the same manner as in equation (1). [0013] However, in this method, it is necessary to reset θc to θcross every time the zero-crossing detection point occurs.
θcross is a value calculated from the detection circuit constant on the assumption that the power supply is in a steady state, and when there is the above-described power supply fluctuation, switching ripple, or the like, a problem similar to the frequency occurs. When there is a difference between the average frequency and the power supply frequency ωs,
The phase of the reference sine wave gradually departs from the phase of the power supply.
When resetting occurs, the waveform becomes discontinuous as described in the related art. In order to continuously generate the phase of the reference sine wave, accumulation is performed based on the previous values without resetting even at the zero-cross point. In order to prevent the phase shift, the second
In the means 2, the power supply phase θcross at the zero-cross point is
And the difference between the phase of the reference sine wave and the phase of the reference sine wave at that time are amplified, and an increment Δωc of the reference sine wave frequency is calculated. Then, the third means 3 calculates the frequency of the reference sine wave by adding the frequency increment to the average value of the power supply frequency, accelerates / decelerates the speed at which the phase advances, and gradually converges the phase difference to zero. So that In FIG. 1, the amplifier of the second means 2 can be generally constituted by a PI controller. However, since the output of the first means 1 matches the steady value of the power supply frequency,
Even if there is no integral controller, that is, even if it is simply constituted by a proportional unit, a phase error offset does not theoretically remain. Since the use of an integrator is unnecessary, the order of the loop is 1 for each of the 4 integrators. Therefore, stability is always ensured. As described above, the first means 1 of the present invention can estimate the frequency of the power supply without an offset, and can generate a stable reference sine wave. When there is a phase synchronization initial error, the second means 2 accelerates / decelerates the reference sine wave frequency so as to eliminate the error. The third means 3 constitutes a reference sine wave generating apparatus which is stable and has no error offset by adding the outputs of the first and second means to obtain the frequency of the reference sine wave. As described above, according to the present invention, a reference sine wave having a simple configuration and high waveform stability can be generated.
【図面の簡単な説明】
【図1】本発明の基準正弦波の生成原理一実施例を示す
ブロック図である。
【図2】従来の基準正弦波の生成原理を説明のため示し
たブロック図である。
【符号説明】
1 第1の手段
2 第2の手段
3 第3の手段
4,41 積分器
5,51 電源電圧ゼロクロス時のサンプリン
グ&ホールダ
6 従来技術の周波数制御器
7 従来技術の位相制御器
T 時間変数
τ ローハ゜スフィルタの時定数
ωs 電源周波数検出値
ωsバー 電源周波数平均値
Δωc 基準正弦波周波数増分
ωc 基準正弦波周波数
θc 基準正弦波の位相
θcross 電源ゼロクロス時の位相BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a block diagram showing one embodiment of a principle of generating a reference sine wave according to the present invention. FIG. 2 is a block diagram illustrating a conventional principle of generating a reference sine wave. [Description of Signs] 1 First Means 2 Second Means 3 Third Means 4, 41 Integrator 5, 51 Sampling & Holder 6 When Power Supply Voltage Is Zero Crossed 6 Prior Art Frequency Controller 7 Prior Art Phase Controller T Time variable τ Time constant of low-pass filter ωs Power supply frequency detection value ωs bar Power supply frequency average value Δωc Reference sine wave frequency increment ωc Reference sine wave frequency θc Reference sine wave phase θcross Power supply zero cross phase
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H02M 7/21 G05F 1/00 H03L 7/08 ──────────────────────────────────────────────────続 き Continued on the front page (58) Field surveyed (Int.Cl. 7 , DB name) H02M 7/21 G05F 1/00 H03L 7/08
Claims (1)
バータ変換器と、該電源電圧のゼロクロス周期検出器
と、該ゼロクロス検出時刻を基準として正弦波交流指令
を生成する基準正弦波生成器と、交流制御量を該交流指
令値に一致させるように変換器を構成する半導体スイッ
チ素子の開閉信号を出力する交流制御器とを備えてなる
PWM制御コンバータの基準正弦波生成器において、電
源電圧ゼロクロス周波数検出値をローパスフィルタを通
して電源平均周波数(ωsバー)を求める第1の手段
と、ゼロクロス時の電源電圧位相と基準正弦波の位相と
の偏差を増幅して得る増分周波数(Δωc)を求める第
2の手段と、前記第1の手段で求められた電源平均周波
数と第2の手段で求められた基準正弦波増分周波数とを
加算して基準正弦波の周波数(ωc)を求める第3の手
段を設け、前記第3の手段の出力に基づいて基準正弦波
を生成することを特徴とするPWMコンバータの制御装
置。(57) [Claim 1] A PWM converter converter for converting an AC power supply to a DC power, a zero-cross period detector of the power supply voltage, and a sine-wave AC command based on the zero-cross detection time. A reference sine wave of a PWM control converter, comprising: a reference sine wave generator for performing a switching operation; and an AC controller for outputting an opening / closing signal of a semiconductor switch element constituting a converter so that an AC control amount matches the AC command value. First means for obtaining a power supply voltage zero-cross frequency detection value through a low-pass filter to obtain a power supply average frequency (ωs bar) in the generator; A second means for obtaining the frequency (Δωc), and adding the average power supply frequency obtained by the first means and the reference sine wave increment frequency obtained by the second means. And provided third means for obtaining a reference sine wave of a frequency (.omega.c), the third PWM converter and generates a reference sine wave based on the output of the means of the control device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14094997A JP3393036B2 (en) | 1997-05-15 | 1997-05-15 | Control device for PWM converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14094997A JP3393036B2 (en) | 1997-05-15 | 1997-05-15 | Control device for PWM converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10323049A JPH10323049A (en) | 1998-12-04 |
| JP3393036B2 true JP3393036B2 (en) | 2003-04-07 |
Family
ID=15280567
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14094997A Expired - Fee Related JP3393036B2 (en) | 1997-05-15 | 1997-05-15 | Control device for PWM converter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3393036B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117092457A (en) * | 2023-02-02 | 2023-11-21 | 特变电工山东鲁能泰山电缆有限公司 | Filtering method and device for cable alternating-current voltage-withstanding partial discharge test external synchronous signals |
-
1997
- 1997-05-15 JP JP14094997A patent/JP3393036B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH10323049A (en) | 1998-12-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7564552B2 (en) | Power conversion device and power generation system | |
| JPH07177746A (en) | Power-factor improving system | |
| JPH05260781A (en) | Power conversion apparatus | |
| JP3681941B2 (en) | Power harmonic suppressor | |
| US20060271232A1 (en) | Digital servo control unit and laser machining apparatus | |
| JP3393036B2 (en) | Control device for PWM converter | |
| JPH01136568A (en) | Controlling circuit for power converter device | |
| JP3354465B2 (en) | Power converter | |
| JPH0219718B2 (en) | ||
| JPH0728536B2 (en) | Frequency converter | |
| JP2721884B2 (en) | Power supply parallel connection device including inverter | |
| JP4483524B2 (en) | Motor drive device | |
| KR100294891B1 (en) | Method of estimating leakage inductance of induction motor | |
| JP2781602B2 (en) | Power converter control device and system thereof | |
| JP2640499B2 (en) | Current detection method and circuit in inverter drive system of AC machine | |
| JP3505626B2 (en) | Power converter and power converter controller | |
| KR100375019B1 (en) | Phase estimating method for PWM rectifier and its apparatus | |
| JP2745728B2 (en) | Inverter control method | |
| JP3261952B2 (en) | PWM converter control device | |
| CN120961409B (en) | Temperature detection circuit, ultrasonic drive device and ultrasonic therapy equipment | |
| JP3656708B2 (en) | Power converter control device | |
| JP2002199735A (en) | Inverter control device | |
| JPS62126894A (en) | Controller for synchronous motor | |
| JP2624761B2 (en) | AC motor control method | |
| JP4342051B2 (en) | Vehicle power supply control device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090124 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090124 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100124 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100124 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110124 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120124 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130124 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130124 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140124 Year of fee payment: 11 |
|
| LAPS | Cancellation because of no payment of annual fees |