Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3419920B2 - Digital temperature compensated piezoelectric oscillator - Google Patents
[go: Go Back, main page]

JP3419920B2 - Digital temperature compensated piezoelectric oscillator - Google Patents

Digital temperature compensated piezoelectric oscillator

Info

Publication number
JP3419920B2
JP3419920B2 JP29072894A JP29072894A JP3419920B2 JP 3419920 B2 JP3419920 B2 JP 3419920B2 JP 29072894 A JP29072894 A JP 29072894A JP 29072894 A JP29072894 A JP 29072894A JP 3419920 B2 JP3419920 B2 JP 3419920B2
Authority
JP
Japan
Prior art keywords
circuit
output
signal
digital
compensation information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP29072894A
Other languages
Japanese (ja)
Other versions
JPH08130411A (en
Inventor
日出夫 鶯塚
Original Assignee
キンセキ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by キンセキ株式会社 filed Critical キンセキ株式会社
Priority to JP29072894A priority Critical patent/JP3419920B2/en
Publication of JPH08130411A publication Critical patent/JPH08130411A/en
Application granted granted Critical
Publication of JP3419920B2 publication Critical patent/JP3419920B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Oscillators With Electromechanical Resonators (AREA)
  • Logic Circuits (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Description

【発明の詳細な説明】 【0001】 【産業上の利用分野】デジタル温度補償圧電発振器にお
けるメモリ容量の圧縮技術に関する。 【0002】 【従来の技術】図2に従来技術を系統図で示す。あらか
じめVCXO13の温度特性に対応する補償情報をメモ
リ回路5に記憶させておき、温度センサ1からの温度情
報をアナログ/デジタル変換回路2(以下、A/D変換
回路と言う)してアドレスとしてメモリ回路5に供給す
る。アドレスを供給されたメモリ回路5は、対応する補
償情報を読み出す。アドレスから読み出された補償情報
をデジタル/アナログ変換回路12(以下、D/A変換
回路12と言う)してVCXO13を制御して周波数の
温度補償が行われる。この従来技術の基本的な構成は、
デジタル温度補償圧電発振器の仕様(使用温度範囲、周
波数許容偏差等)、VCXO13の温度特性等によって
決定されることであるが、一般的な例を基に述べる。先
ずメモリ回路の容量(8bit×256)として、(8
bit×256)の8bitは、VCXO13を周波数
制御する温度情報の細かさを表す。即ちVCXO13の
本来の持つ温度特性の温度幅を8bit=256の細か
さで記憶できることを表している。(8bit×25
6)の256は,8bitの補償情報の数を表してい
る。即ちデジタル温度補償圧電発振器の使用温度範囲に
ついて発振周波数の温度補償を制御する細かさを表して
いる。 【0003】 【発明が解決しようとする課題】従来技術では、デジタ
ル温度補償圧電発振器で使用されるA/D変換回路2の
bit数とメモリ回路5のアドレスのbit数、及びメ
モリ回路5のアドレスによって読み出される補償情報の
bit数とD/A変換回路12のbit数はそれぞれ同
数である。温度に対する周波数補償制御の精度を高くす
るには、メモリ回路のアドレスや補償情報のbit数を
増やす、その結果としてメモリ回路5の容量を増やさな
ければならず、コスト高と占有面積が増大すると言う課
題があった。 【0004】 【課題を解決するための手段】メモリ回路5の容量を増
やすことなく、デジタル温度補償圧電発振器の温度補償
制御の精度を高めるには、制御する温度の隣接する二点
間の既知の制御値を単純な平均値を用いて補間すること
で温度補償制御する温度間隔を1/2に狭めて課題が解
決できた。 【0005】 【背景】水晶板の周波数温度特性は、一般的に2次曲
線、3次曲線等曲線を描く。しかし、曲線も非常に短い
区間に区切って見れば、限りなく直線に近付く。曲線の
一部が直線に近ければ、複雑な近似計算等に替えて、単
純平均で置き換えが可能になる点を利用しているのが本
発明の着目点である。 【0006】 【実施例】図1に本発明の実施例の系統図を示す。メモ
リ回路5には、あらかじめVCXO13の温度補償情報
を9bitで検出し1/2して(バイナリで1/2する
ことは、最下位の1bitを削除することである)8b
itにして記憶させて置く。 【0007】温度センサ1の温度情報をA/D変換回路
2で9bitのデジタル信号に変換して、補償情報読出
回路3に供給する。補償情報読出回路3では、9bit
の内上位8bitをアドレス加算回路4を経てメモリ回
路5に供給して、メモリ回路5に記憶されている補償情
報を読み出すアドレスに使用し、最下位の1bitは、
アドレス加算回路4、メモリ回路5の出力を第1ラッチ
回路7,第2ラッチ回路8への振り分ける第1スイッチ
回路6及び2倍回路10の出力と加算回路9の出力を切
り換えてD/A回路12に供給する第2スイッチ回路1
1の制御に使用する。メモリの補償情報を第1ラッチ回
路7,第2ラッチ回路8への振り分けるのは、温度セン
サ1の温度情報の9bitの最下位の1bitで行う。 【0008】この1bitが0の時はメモリ回路5の出
力は第1ラッチ回路7に供給され、2倍回路10を経て
(2倍回路では、メモリからの補償情報8bitに最下
位に内容0の1bitを追加して9bitにする)第2
スイッチ回路11を経由してD/A変換回路12に至
る。またアドレス加算回路4では、温度センサ1の温度
情報9bitの最下位の1bitが1の時は,上位8b
itのバイナリー信号に1を加算したアドレスの情報を
メモリ回路5から出力し第2ラッチ回路8に供給し(1
つ上位のアドレスの補償情報を読み出し)、第1ラッチ
回路7と第2ラッチ回路8のデータを加算回路9で加算
し第2スイッチ回路11を経由してD/A変換回路12
に至る。 【0009】第1スイッチ回路6は、温度センサ1の温
度情報の9bitの最下位の1bitが0の時は、2倍
回路10とD/A回路12を接続し、温度センサ1の温
度情報の9bitの最下位の1bitが1の時は、加算
回路9とD/A回路12を接続する様に動作する。第2
スイッチ回路11は、温度センサ1の温度情報の9bi
tの最下位の1bitが0の時は、2倍回路10とD/
A回路12を接続し、温度センサ1の温度情報の9bi
tの最下位の1bitが1の時は、加算回路9とD/A
回路12を接続する様に動作する。 【0010】前記の方法の他、メモリ回路5にVCXO
13の温度補償情報を8bitで記憶させ2倍回路10
を撤去して、代わりに加算回路9と第2スイッチ回路1
1との間に1/2回路を挿入ことも考えられるが、結果
として加算回路9で折角9bitの補償情報を得ながら
1/2回路で8bitの補償情報に減らされても、十分
実用には差し支えない範囲である。 【0011】本発明では、前述の通りメモリ回路5の容
量を変更することなく、補償情報を従来技術より1bi
t多く得ることが出来ることと、補償情報の数も従来技
術の2倍の量が得られる。又従来技術とほぼ同じ程度の
補償を行うのであれば、メモリ回路5の容量は7bit
×128と約半分で済ませることができる。しかも本発
明のために増えた回路は、簡単で安価である。なお実施
例では一例を述べたもので、bit数やアドレス数の異
なるものにも適用できる。 【0012】 【発明の効果】本発明によりデジタル温度補償圧電発振
器の温度変化に対する周波数制御の細かさが、制御温度
の間隔で1/2の細かさに、周波数の補償情報の細かさ
で1bit増しの細かさに増えるので、より周波数偏差
の小さいデジタル温度補償圧電発振器を得られる。また
従来技術と同じ程度の細かさで良い場合は、メモリ回路
の容量で済ませられるので、小型化低価格化が実現出来
た。
Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a technique for compressing a memory capacity in a digital temperature compensated piezoelectric oscillator. 2. Description of the Related Art FIG. 2 shows a prior art in a system diagram. Compensation information corresponding to the temperature characteristic of the VCXO 13 is stored in the memory circuit 5 in advance, and the temperature information from the temperature sensor 1 is converted into an analog / digital conversion circuit 2 (hereinafter, referred to as an A / D conversion circuit) and stored as an address. Supply to circuit 5. The memory circuit 5 supplied with the address reads the corresponding compensation information. The compensation information read from the address is used as a digital / analog conversion circuit 12 (hereinafter, referred to as a D / A conversion circuit 12) to control the VCXO 13 to perform frequency temperature compensation. The basic configuration of this prior art is:
It is determined based on the specifications (operating temperature range, frequency tolerance, etc.) of the digital temperature-compensated piezoelectric oscillator, the temperature characteristics of the VCXO 13, and the like. First, as the capacity of the memory circuit (8 bits × 256), (8
8 bits of (bit × 256) represent the fineness of the temperature information for controlling the frequency of the VCXO 13. That is, the temperature range of the temperature characteristic inherent to the VCXO 13 can be stored with a fineness of 8 bits = 256. (8 bits x 25
256 of 6) represents the number of 8-bit compensation information. That is, it indicates the fineness of controlling the temperature compensation of the oscillation frequency in the operating temperature range of the digital temperature compensation piezoelectric oscillator. In the prior art, the number of bits of the A / D conversion circuit 2, the number of bits of the address of the memory circuit 5, and the address of the memory circuit 5 used in the digital temperature compensated piezoelectric oscillator are known. And the number of bits of the D / A conversion circuit 12 are the same. To increase the accuracy of the frequency compensation control with respect to temperature, the number of addresses of the memory circuit and the number of bits of the compensation information must be increased. As a result, the capacity of the memory circuit 5 must be increased, which leads to an increase in cost and an occupied area. There were challenges. In order to increase the accuracy of the temperature compensation control of the digital temperature compensation piezoelectric oscillator without increasing the capacity of the memory circuit 5, a known temperature control between two adjacent points of the temperature to be controlled is performed. By interpolating the control values using a simple average value, the temperature interval for performing the temperature compensation control was reduced to 1 /, thereby solving the problem. [0005] The frequency-temperature characteristic of a quartz plate generally draws a quadratic curve, a cubic curve and the like. However, if the curve is also divided into very short sections, it will approach a straight line as much as possible. If a part of the curve is close to a straight line, the point of interest of the present invention is to use a point that can be replaced by a simple average instead of a complicated approximation calculation. FIG. 1 shows a system diagram of an embodiment of the present invention. In the memory circuit 5, the temperature compensation information of the VCXO 13 is detected in advance by 9 bits and halved (to halve in binary means deleting the least significant 1 bit) 8b
It is stored as it. [0007] The temperature information of the temperature sensor 1 is converted into a 9-bit digital signal by an A / D conversion circuit 2 and supplied to a compensation information reading circuit 3. In the compensation information reading circuit 3, 9 bits
Are supplied to the memory circuit 5 via the address adding circuit 4 and are used as an address for reading out the compensation information stored in the memory circuit 5, and the least significant 1 bit is
A D / A circuit by switching the output of the address adder 4 and the output of the adder 9 from the output of the first switch circuit 6 and the doubling circuit 10 which distributes the output of the memory circuit 5 to the first latch circuit 7 and the second latch circuit 8 Second switch circuit 1 to be supplied to 12
1 is used for control. The distribution of the compensation information of the memory to the first latch circuit 7 and the second latch circuit 8 is performed with the lowest 1 bit of 9 bits of the temperature information of the temperature sensor 1. When this 1 bit is 0, the output of the memory circuit 5 is supplied to the first latch circuit 7 and passes through the doubling circuit 10 (in the doubling circuit, the compensation information of 8 bits from the memory has the contents 0 at the lowest order). Add 1 bit to 9 bits) 2nd
The signal reaches the D / A conversion circuit 12 via the switch circuit 11. In addition, in the address adding circuit 4, when the least significant 1 bit of the 9-bit temperature information of the temperature sensor 1 is 1, the upper 8b
The information of the address obtained by adding 1 to the binary signal of "it" is output from the memory circuit 5 and supplied to the second latch circuit 8 (1
The compensation information of the next higher address is read out), the data of the first latch circuit 7 and the data of the second latch circuit 8 are added by the addition circuit 9 and the D / A conversion circuit 12 is passed through the second switch circuit 11.
Leads to. The first switch circuit 6 connects the doubling circuit 10 to the D / A circuit 12 when the least significant one bit of the 9 bits of the temperature information of the temperature sensor 1 is 0, and outputs the temperature information of the temperature sensor 1. When the least significant 1 bit of 9 bits is 1, the circuit operates so as to connect the adder circuit 9 and the D / A circuit 12. Second
The switch circuit 11 is configured to transmit 9 bi of temperature information of the temperature sensor 1.
When the least significant bit of t is 0, the doubling circuit 10 and D /
A circuit 12 is connected, and 9 bi of temperature information of temperature sensor 1 is
When the least significant 1 bit of t is 1, the addition circuit 9 and the D / A
It operates to connect the circuit 12. In addition to the above-described method, a VCXO
The temperature compensation information of 13 is stored in 8 bits and the doubling circuit 10 is stored.
And replace the adder circuit 9 and the second switch circuit 1
Although it is conceivable to insert a 回路 circuit between the 1 and 11, the result is that even if the addition circuit 9 obtains 9-bit compensation information and reduces the compensation information to 88-bit compensation information by the 十分 circuit, it is not sufficiently practical. It is in the range that does not interfere. According to the present invention, the compensation information is stored by 1 bi-level as compared with the prior art without changing the capacity of the memory circuit 5 as described above.
t can be obtained, and the number of compensation information can be twice as large as that of the conventional technology. Also, if compensation is performed to the same extent as in the prior art, the capacity of the memory circuit 5 is 7 bits.
X128, which is about half. Moreover, the circuits added for the present invention are simple and inexpensive. In the embodiment, an example is described, and the present invention can be applied to a device having a different number of bits or addresses. According to the present invention, the fineness of the frequency control with respect to the temperature change of the digital temperature compensated piezoelectric oscillator is increased by 1/2 at the interval of the control temperature and by 1 bit at the fineness of the frequency compensation information. Therefore, a digital temperature compensated piezoelectric oscillator having a smaller frequency deviation can be obtained. In the case where the fineness is the same as that of the prior art, the capacity of the memory circuit is sufficient, so that miniaturization and cost reduction can be realized.

【図面の簡単な説明】 【図1】図1に本発明の実施例の系統図を示す。 【図2】図2に従来技術の系統図を示す。 【符号の説明】 1 温度センサ 2 アナログ/デジタル変換回路 3 補償情報読出回路 4 アドレス加算回路 5 メモリ回路 6 第1スイッチ回路 7 第1ラッチ回路 8 第2ラッチ回路 9 加算回路 10 2倍回路 11 第2スイッチ回路 12 デジタル/アナログ変換回路 13 VCO[Brief description of the drawings] FIG. 1 shows a system diagram of an embodiment of the present invention. FIG. 2 shows a system diagram of the prior art. [Explanation of symbols] 1 Temperature sensor 2 Analog / digital conversion circuit 3 Compensation information readout circuit 4 Address addition circuit 5 Memory circuit 6 First switch circuit 7 First latch circuit 8 Second latch circuit 9 Addition circuit 10 double circuit 11 Second switch circuit 12 Digital / analog conversion circuit 13 VCO

Claims (1)

(57)【特許請求の範囲】 【請求項1】 温度センサと、該温度センサから出力さ
れたアナログ温度信号を入力しA/D変換するアナログ
/デジタル変換回路と、該アナログ/デジタル変換回路
から出力されたデジタル温度信号をアドレスとして供給
されるメモリ回路と、該メモリ回路から出力される該デ
ジタル温度信号に対応する補償情報信号を入力しD/A
変換するデジタル/アナログ変換回路と、該デジタル/
アナログ変換回路からの出力されたアナログ補償情報信
号を供給し制御されるVCXOとより構成されるデジタ
ル温度補償圧電発振器において、 該メモリ回路の入出力間に該温度センサの出力に対応し
て該メモリ回路よりデジタル補償情報信号を読み出す補
償情報読出回路を接続し、 該補償情報読出回路のメモリ回路側出力乃至該メモリ回
路の入力間、及び該メモリ回路の出力乃至該補償情報読
出回路の該メモリ回路側入力間にアドレス加算回路を接
続し、 該補償情報読出回路からの信号を入力し、且つ接続した
第1ラッチ回路又は第2ラッチ回路に、該温度センサの
出力信号の最下位の1ビット信号の違いにより、入力信
号の出力先を切り換える第1スイッチ回路が接続され、 該温度センサの出力信号の最下位の1ビット信号が0の
時に該補償情報信号が入力される第1ラッチ回路の出力
には、2倍回路が接続され、 該温度センサの出力信号の最下位の1ビット信号が1の
時に該補償情報信号が入力される第2ラッチ回路の出力
信号と、該第1ラッチ回路の出力信号とは、接続した加
算回路に入力され、 該加算回路からの出力信号と該2倍回路からの出力信号
の入力先を、該温度センサの出力信号の最下位の1ビッ
ト信号の違いにより、該第1スイッチ回路と連動して
り換える第2スイッチ回路が接続され、 該第2スイッチ回路の出力信号が該デジタル/アナログ
変換回路に入力されることを特徴とするデジタル温度補
償圧電発振器。
(57) [Claim 1] A temperature sensor, an analog / digital conversion circuit for inputting and analog-to-digital converting an analog temperature signal output from the temperature sensor, and an analog / digital conversion circuit A memory circuit to which the output digital temperature signal is supplied as an address, and a D / A receiving a compensation information signal corresponding to the digital temperature signal output from the memory circuit;
A digital / analog conversion circuit for converting,
And a VCXO controlled and supplied with an analog compensation information signal output from an analog conversion circuit. A digital temperature compensated piezoelectric oscillator comprising: a memory corresponding to an output of the temperature sensor between an input and an output of the memory circuit; A compensation information reading circuit for reading a digital compensation information signal from the circuit; a memory circuit side output of the compensation information reading circuit to an input of the memory circuit; and an output of the memory circuit to the memory circuit of the compensation information reading circuit. An address addition circuit is connected between the side inputs, a signal from the compensation information reading circuit is input, and the connected first latch circuit or the second latch circuit is connected to the temperature sensor.
Due to the difference of the least significant 1-bit signal of the output signal,
A first switch circuit for switching the output destination of the temperature sensor is connected, and the least significant 1-bit signal of the output signal of the temperature sensor is 0.
Output of the first latch circuit to which the compensation information signal is input
Is connected to a double circuit , and the least significant 1-bit signal of the output signal of the temperature sensor is 1
Output of the second latch circuit to which the compensation information signal is input
The signal and the output signal of the first latch circuit are connected to each other.
And an output signal from the adder circuit and an output signal from the doubling circuit.
Is the least significant one bit of the output signal of the temperature sensor.
A second switch circuit that switches in conjunction with the first switch circuit due to a difference between the first and second switch circuits, and an output signal of the second switch circuit is input to the digital / analog conversion circuit. A digital temperature compensated piezoelectric oscillator characterized by the following:
JP29072894A 1994-10-31 1994-10-31 Digital temperature compensated piezoelectric oscillator Expired - Fee Related JP3419920B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29072894A JP3419920B2 (en) 1994-10-31 1994-10-31 Digital temperature compensated piezoelectric oscillator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29072894A JP3419920B2 (en) 1994-10-31 1994-10-31 Digital temperature compensated piezoelectric oscillator

Publications (2)

Publication Number Publication Date
JPH08130411A JPH08130411A (en) 1996-05-21
JP3419920B2 true JP3419920B2 (en) 2003-06-23

Family

ID=17759762

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29072894A Expired - Fee Related JP3419920B2 (en) 1994-10-31 1994-10-31 Digital temperature compensated piezoelectric oscillator

Country Status (1)

Country Link
JP (1) JP3419920B2 (en)

Also Published As

Publication number Publication date
JPH08130411A (en) 1996-05-21

Similar Documents

Publication Publication Date Title
EP0637135A1 (en) Comparator circuit and method of controlling comparator circuit
JP3419920B2 (en) Digital temperature compensated piezoelectric oscillator
US6411134B1 (en) Spike-free clock switching
US5475627A (en) Digital wave synthesizer with address conversion for reducing memory capacity
JPH054329Y2 (en)
JP2579948B2 (en) Tone generation circuit
JP2748474B2 (en) Digital temperature compensated piezoelectric oscillator
JPS62261232A (en) Transmission output stabilizing method
JPH1141070A (en) Digitally controlled oscillator circuit
JPS60210029A (en) Temperature correction type digital-analog converter
US5039987A (en) Circuit for converting a phase signal to an amplitude signal
JP3359845B2 (en) Oscillation circuit and method of manufacturing the same
JPS63316203A (en) Digital sampling controller
JPH09312549A (en) Rate conversion circuit
JPS63152204A (en) Temperature compensation type piezoelectric oscillator
JPH0335618A (en) Weak connection oscillator for multiple gain
JPS62102609A (en) Oscillation circuit
JPH05268050A (en) Output buffer circuit
KR960007104Y1 (en) Digital / Analog Converter
JPS6238353Y2 (en)
JPS6145883B2 (en)
JPH0728738Y2 (en) Pulse width modulation signal generation circuit
JPH09153739A (en) Digital temperature compensated crystal oscillator
JP2901029B2 (en) Signal interpolation circuit
JP2815342B2 (en) Orthogonal function generator

Legal Events

Date Code Title Description
S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090418

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090418

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100418

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110418

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110418

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120418

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130418

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130418

Year of fee payment: 10

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130418

Year of fee payment: 10

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140418

Year of fee payment: 11

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees