Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3427466B2 - Manufacturing method of semiconductor epitaxial wafer - Google Patents
[go: Go Back, main page]

JP3427466B2 - Manufacturing method of semiconductor epitaxial wafer - Google Patents

Manufacturing method of semiconductor epitaxial wafer

Info

Publication number
JP3427466B2
JP3427466B2 JP04414094A JP4414094A JP3427466B2 JP 3427466 B2 JP3427466 B2 JP 3427466B2 JP 04414094 A JP04414094 A JP 04414094A JP 4414094 A JP4414094 A JP 4414094A JP 3427466 B2 JP3427466 B2 JP 3427466B2
Authority
JP
Japan
Prior art keywords
solution
gaas
wafer
layer
epitaxial wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP04414094A
Other languages
Japanese (ja)
Other versions
JPH07254569A (en
Inventor
忠重 佐藤
俊男 石渡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Chemical Corp
Original Assignee
Mitsubishi Chemical Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Chemical Corp filed Critical Mitsubishi Chemical Corp
Priority to JP04414094A priority Critical patent/JP3427466B2/en
Publication of JPH07254569A publication Critical patent/JPH07254569A/en
Application granted granted Critical
Publication of JP3427466B2 publication Critical patent/JP3427466B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)
  • Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は化合物半導体エピタキ
シャルウエハの表面処理に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to surface treatment of compound semiconductor epitaxial wafers.

【0002】[0002]

【従来の技術】化合物半導体であるIII −V族化合物半
導体の砒化ガリウム(以下GaAs)、砒化アルミニウ
ムガリウム(以下AlGaAs)などは直接遷移型のバ
ンドギャップをもつため発光ダイオード(以下LED)
等の発光素子として用いられる。シリコン(以下Siと
いう)ドープGaAs又はAlGaAsエピタキシャル
ウエハは赤外発光のLED用として広く普及している。
深い準位をつくるSiドーパントは一般的には5×10
18cm-3以上の高濃度にドーピングされる。結晶中のS
i濃度が高いことで深い準位の濃度も高くなるため、L
EDとした時の発光出力が高くなる。このようなウエハ
は、液相エピタキシャル法(以下LPEという)によっ
て成長される。この方法では、例えばGaAs基板上に
GaAs層を成長させる場合、Siと砒素(以下Asと
いう)を溶解したGa溶液を水素雰囲気中で約900℃
の高温でGaAs基板に接触させる。一般にはGa溶液
のAs濃度がわずかに未飽和にして接触させて、GaA
s基板表面を10〜20μm溶かす。これをメルトバッ
ク処理と呼びGaAs表面の加工時のダメージによる結
晶欠陥、約900℃に昇温するためのAs抜けの生じた
表面を、これにより除去している。このメルトバックの
後、徐冷しつつGaAs基板表面にGaAs層を成長さ
せる。成長させたGaAs層中にはSiドーパントがG
aAs層結晶中に取り込まれる。しかし、GaAs層の
成長は700℃以下になると溶解度が急激に低下して、
650℃程度ではAsの溶解濃度が通常はほとんどなく
なるため、GaAs層は650℃以下ではわずかしか成
長しない。
2. Description of the Related Art Compound III-V compound semiconductors such as gallium arsenide (hereinafter referred to as GaAs) and aluminum gallium arsenide (hereinafter referred to as AlGaAs), which are compound semiconductors, have a direct transition type bandgap, so that a light emitting diode (hereinafter referred to as LED)
It is used as a light-emitting element such as. Silicon (hereinafter referred to as Si) -doped GaAs or AlGaAs epitaxial wafers are widely used for infrared emitting LEDs.
The Si dopant that creates a deep level is generally 5 × 10 5.
Doped at a high concentration of 18 cm -3 or more. S in the crystal
Since the i concentration is high, the deep level concentration is also high.
The light emission output when ED is high. Such a wafer is grown by a liquid phase epitaxial method (hereinafter referred to as LPE). In this method, for example, when growing a GaAs layer on a GaAs substrate, a Ga solution in which Si and arsenic (hereinafter referred to as “As”) are dissolved in a hydrogen atmosphere at about 900 ° C.
Contact the GaAs substrate at a high temperature. In general, the As concentration of the Ga solution is made slightly unsaturated, and the GaA
s The substrate surface is melted by 10 to 20 μm. This is called a meltback process, and the crystal defects due to damage during processing of the GaAs surface, and the surface where As is missing to raise the temperature to about 900 ° C. are removed by this. After this meltback, a GaAs layer is grown on the surface of the GaAs substrate while being gradually cooled. In the grown GaAs layer, Si dopant is G
It is taken into the aAs layer crystal. However, when the GaAs layer grows below 700 ° C, the solubility drops sharply,
At about 650 ° C., the dissolved concentration of As usually disappears, so the GaAs layer grows only slightly below 650 ° C.

【0003】[0003]

【発明が解決すべて課題】しかしながら一方Siの溶解
度は650℃でも大きいため、さらに徐冷するとGa溶
液中のSiが過飽和となり、SiはしばしばGaAs層
表面に析出し、例えば、60〜70μm程度の大きさの
Si結晶が700個/cm2 程度GaAsエピ層表面に
析出することもあった。このSi析出物はピラミッド形
で、時には数mmの大きさになることもあり、その後の
工程の障害となっている。例えば、LED加工するため
にGaAs層表面に電極を付ける際にSiが析出してい
ると、Si析出物がエピ層表面にあるためLED加工が
出来なくなる。そこでSi析出物を除去するために、従
来は最初にSi析出物のついたGaAs層の表面を機械
的にラッピングにより除去してから、化学研磨によって
エピ表面を鏡面加工することを行っていた。この方法の
欠点は、エピ成長終了直前のエピ層表面は、キャリア濃
度が高いため、電極のオーミック接触をとりやすいが、
上述の方法でSi析出物を除去すると、キャリア濃度が
高い部分をも除去してしまうため、オーミック接触がと
り難くなる。一方、エッチング溶液でエピ層表面のGa
As層の表面層を除去することなく、Siを除去するエ
ッチング液は特開平5−182949号公報に記載され
たアルカリ水溶液、例えばKOH等が知られているが、
Siの選択エッチング性は決して十分とは言えず、又、
基本的に単結晶の形で析出したSiは、ほとんど除去で
きなかった。そこで、Si析出物を選択的に除去する方
法が求められた。
On the other hand, since the solubility of Si is large even at 650 ° C., further slow cooling causes the Si in the Ga solution to become supersaturated, and Si often precipitates on the surface of the GaAs layer, for example, 60 to 70 μm. In some cases, about 700 Si crystals / cm 2 were deposited on the surface of the GaAs epilayer. This Si precipitate has a pyramid shape and sometimes has a size of several mm, which is an obstacle to the subsequent steps. For example, if Si is deposited when an electrode is attached to the surface of a GaAs layer for LED processing, LED processing cannot be performed because Si precipitates are present on the epilayer surface. Therefore, in order to remove the Si precipitate, conventionally, the surface of the GaAs layer with the Si precipitate is first mechanically removed by lapping, and then the epi surface is mirror-finished by chemical polishing. The drawback of this method is that the surface of the epi layer just before the end of epi growth has a high carrier concentration, so it is easy to make ohmic contact with the electrode.
When the Si precipitates are removed by the above-mentioned method, the portion having a high carrier concentration is also removed, so that it becomes difficult to make ohmic contact. On the other hand, the Ga on the surface of the epi-layer is
As an etching solution for removing Si without removing the surface layer of the As layer, an alkaline aqueous solution described in JP-A-5-182949 such as KOH is known.
The selective etching property of Si is by no means sufficient, and
Si deposited basically in the form of a single crystal could hardly be removed. Therefore, a method for selectively removing Si precipitates has been desired.

【0004】[0004]

【課題を解決する手段】そこで本発明者らはGaAsと
SiのGa溶液に対する溶解度温度依存性の差を利用し
て、Si析出物が表面に存在するSiドープGaAs層
の表面上に、Si未飽和のGa溶液を200℃〜800
℃で、接触させて保持することにより、GaAsを溶解
することなく、Si析出物を溶解させることを見出し、
本発明に到達した。すなわち本発明の目的は、表面にS
i析出物がなく、かつオーミック接触を取りやすいシリ
コンがドープされたGaAs又はAlGaAsエピタキ
シャルウエハを提供することにあり、かかる目的はシリ
コンがドープされた砒化ガリウム又は砒化アルミニウム
ガリウム半導体エピタキシャルウエハの製造方法におい
て、シリコンをドープした層の成長後に、シリコンが未
飽和のガリウム溶液に200〜800℃の温度で接触さ
せることを特徴とする半導体エピタキシャルウエハの製
造方法、接触温度が300℃〜700℃であり、該ガリ
ウム溶液はシリコンが未飽和である製造方法、さらに好
ましくは、該ガリウム溶液をエピタキシャルウエハと接
触させた後、徐冷工程を行う製造方法、により容易に達
成される。
Therefore, the inventors of the present invention utilize the difference in the solubility temperature dependence of GaAs and Si in a Ga solution to form Si on the surface of a Si-doped GaAs layer on which Si precipitates are present. Saturated Ga solution at 200 ℃ ~ 800
It was found that the Si precipitates can be dissolved without dissolving GaAs by keeping them in contact with each other at ℃,
The present invention has been reached. That is, the object of the present invention is to add S to the surface.
An object of the present invention is to provide a silicon-doped GaAs or AlGaAs epitaxial wafer which is free of i-precipitates and which can easily form an ohmic contact. A method for manufacturing a semiconductor epitaxial wafer, characterized in that, after the growth of the layer doped with silicon, silicon is brought into contact with an unsaturated gallium solution at a temperature of 200 to 800 ° C., the contact temperature is 300 ° C. to 700 ° C., The gallium solution is easily achieved by a manufacturing method in which silicon is unsaturated, and more preferably, a manufacturing method in which the gallium solution is brought into contact with an epitaxial wafer and then a slow cooling step is performed.

【0005】以下、本発明をより詳細に説明する。本発
明の対象となる半導体エピタキシャルウエハとしては、
シリコンがドープされたGaAs又はAlGaAs層を
常法により液相成長させたものである。本発明に用いる
ガリウム溶液は、Siが飽和乃至過飽和の状態でなけれ
ば使用でき、何も添加されていないものでもよいが、特
にSiの溶解度を高めるために、650〜800℃でウ
エハとガリウム溶液を接触させる場合には、As抜けを
生じさせないよう、Asを飽和していることが好まし
い。
The present invention will be described in more detail below. The semiconductor epitaxial wafer that is the subject of the present invention,
This is a liquid-phase grown GaAs or AlGaAs layer doped with silicon by a conventional method. The gallium solution used in the present invention can be used unless Si is in a saturated or supersaturated state, and may be one in which nothing is added, but in order to increase the solubility of Si in particular, the wafer and the gallium solution are kept at 650 to 800 ° C. When contacting with each other, As is preferably saturated so as not to cause As loss.

【0006】本発明において、ガリウム溶液と、ウエハ
の接触温度は、200〜800℃であるが、Siの溶解
度がある程度以上でないと、Siがすぐに飽和してしま
うため、より好ましい接触温度の下限は300℃以上で
あることが好ましい。また、As抜けを生じさせないと
いう観点では、700℃以下であることが好ましい。本
発明のより好ましい態様としては、ウエハとガリウム溶
液を接触後、接触させたまま徐冷することである。接触
させたまま徐冷することにより、ウエハを高温のまま気
体中にさらすことによる、As抜け等を防止できる。
In the present invention, the contact temperature between the gallium solution and the wafer is 200 to 800 ° C. However, if the solubility of Si is not higher than a certain level, Si will be saturated immediately, so the more preferable lower limit of the contact temperature. Is preferably 300 ° C. or higher. Further, from the viewpoint of preventing As loss, 700 ° C. or less is preferable. As a more preferred embodiment of the present invention, after the wafer and the gallium solution are contacted with each other, the wafer is gradually cooled while being in contact with each other. By gradually cooling while keeping in contact with the wafer, it is possible to prevent As from coming off by exposing the wafer to the gas at a high temperature.

【0007】具体的にはウエハとガリウム溶液を接触さ
せる方法としては、図1に示すような、スライドボード
を用いたり、あるいは密閉された箱の中に、ピストン等
を用いてはこの体積を減らすことにより行う等、任意の
方法が使用できる。
Specifically, as a method of bringing the wafer into contact with the gallium solution, a slide board as shown in FIG. 1 is used, or a piston or the like is used in a sealed box to reduce the volume. Any method can be used, such as by doing so.

【0008】[0008]

【実施例】【Example】

〔実施例1〕図1に示すスライド法ボートによって、直
径50mm、厚さ300μmのGaAs基板上にH2
囲気中で900℃で基板が加熱された後、GaAs基板
上にAsとSiを溶解したGa溶液を接触させて成長を
開始した。1℃/minで室温まで冷却して成長を終了
した。約140μmのSiドープGaAs層が成長し
た。エピタキシャル成長層中にはPN反転によりPN接
合が形成されていた。冷却後、取り出してからエピタキ
シャルウエハの表面のGa溶液をHCl溶液で煮沸して
除去した。このエピタキシャルウエハの表面を観察した
ところ、約80〜90μmの析出物がエピ表面に約50
0個/cm2 の密度で析出していた。このウエハを図1
に示すスライド法のボートにチャージをした。純度6N
のGa溶液100gにはAsとSiは溶解していない。
2 雰囲気中で500℃まで加熱した後、GaAsエピ
タキシャルウエハにGa溶液を接触させた。このまま3
0分間保持して、スライドでGa溶液を表面から取り除
き、室温まで冷却した。室温になってからHCl溶液で
煮沸洗浄をしてGa溶液をGaAsエピタキシャルウエ
ハより除去した。肉眼で見ても表面にSi析出物は完全
に除去されていた。GaAsエピタキシャル層の表面
は、Ga溶液に少し溶解して表面がわずかに粗れていた
が実用上は問題ない程度であった。同様にしてSi析出
物を除去するGa溶液の接触温度を200℃から700
℃まで変化させ表面状態を調べた。それによれば全て同
様な結果が得られた。ただし、650℃を越えるとエピ
タキシャル層表面がGaに溶解される量が多くなった
が、実用上は問題なかった。
[Example 1] By the slide method boat shown in FIG. 1, a GaAs substrate having a diameter of 50 mm and a thickness of 300 μm was heated at 900 ° C. in an H 2 atmosphere, and then As and Si were dissolved on the GaAs substrate. The Ga solution was contacted to start the growth. The growth was completed by cooling to room temperature at 1 ° C / min. A Si-doped GaAs layer of about 140 μm was grown. A PN junction was formed by PN inversion in the epitaxial growth layer. After cooling, after taking out, the Ga solution on the surface of the epitaxial wafer was boiled and removed with an HCl solution. Observation of the surface of this epitaxial wafer revealed that deposits of about 80 to 90 μm were formed on the epi surface at about 50.
It was deposited at a density of 0 pieces / cm 2 . This wafer is shown in FIG.
The boat of the slide method shown in was charged. Purity 6N
As and Si were not dissolved in 100 g of Ga solution.
After heating to 500 ° C. in an H 2 atmosphere, a Ga solution was brought into contact with the GaAs epitaxial wafer. As it is 3
After holding for 0 minutes, the Ga solution was removed from the surface with a slide and cooled to room temperature. After reaching room temperature, the Ga solution was removed from the GaAs epitaxial wafer by boiling and washing with an HCl solution. Even with the naked eye, the Si precipitate was completely removed on the surface. The surface of the GaAs epitaxial layer was slightly dissolved in the Ga solution and the surface was slightly roughened, but this was not a problem in practical use. Similarly, the contact temperature of the Ga solution for removing the Si precipitate is set from 200 ° C. to 700
The surface condition was examined by changing the temperature to ℃. It gave similar results. However, when the temperature exceeds 650 ° C., the surface of the epitaxial layer was dissolved in Ga in a large amount, but there was no problem in practical use.

【0009】〔実施例2〕図1に示すスライド法ボート
によって、直径50mm、厚さ300μmのGaAs基
板上にH2 雰囲気中で900℃まで基板が加熱された
後、GaAs基板上にAl、AsおよびSiを溶解した
Ga溶液を接触させて成長を開始した。1℃/minで
室温まで冷却して成長を終了した。約150μmのSi
ドープGaAs層が成長した。エピタキシャル成長層中
にはPN反転によりPN接合が形成されていた。冷却
後、取り出してからエピタキシャルウエハの表面のGa
溶液をHClで煮沸洗浄してして除去した。このエピタ
キシャルウエハの表面を観察したところ、約50〜60
μmのSiピラミッドがGaAsエピタキシャル成長層
表面にに約800個/cm2 の密度で析出していた。電
子線マイクロアナライザによってAlの組成を測定した
ところ、Alx Ga1-x As層の成長開始でx=0.1
5、エピ層表面でx=0.01の組成で変化していた。
図1に示すスライド法のボートにチャージをした。純度
6NのGa溶液100gにはAsとSiは溶解していな
い。H2 雰囲気中で500℃まで加熱した後、GaAs
エピタキシャルウエハにGa溶液を接触させた。このま
ま30分間保持して、スライドでGa溶液を表面から取
り除き、室温まで冷却した。室温になってからHCl溶
液で煮沸洗浄をしてGa溶液をGaAsエピタキシャル
ウエハより除去した。肉眼で見ても表面にSi析出物は
完全に除去されていた。GaAsエピタキシャル層の表
面は、Ga溶液に少し溶解して表面がわずかに粗れてい
たが実用上は問題ない状態であった。同様にしてSi析
出物除去するGa溶液の接触温度を300℃から700
℃まで変化させた。それによれば全て同様な結果が得ら
れた。ただし、650℃を越えるとエピタキシャル層表
面がGaに溶解される量が多くなったが、実用上は問題
なかった。
Example 2 A GaAs substrate having a diameter of 50 mm and a thickness of 300 μm was heated to 900 ° C. in a H 2 atmosphere by a slide method boat shown in FIG. 1 and then Al and As were deposited on the GaAs substrate. Then, a Ga solution containing Si and Si was brought into contact with each other to start growth. The growth was completed by cooling to room temperature at 1 ° C / min. Si of about 150 μm
A doped GaAs layer has grown. A PN junction was formed by PN inversion in the epitaxial growth layer. Ga on the surface of the epitaxial wafer after being taken out after cooling
The solution was washed by boiling with HCl and removed. When the surface of this epitaxial wafer was observed, it was about 50-60.
Si pyramids of μm were deposited on the surface of the GaAs epitaxial growth layer at a density of about 800 / cm 2 . When the Al composition was measured by an electron microanalyzer, x = 0.1 at the start of growth of the Al x Ga 1-x As layer.
5. The composition of x = 0.01 was changed on the epilayer surface.
The boat of the slide method shown in FIG. 1 was charged. As and Si were not dissolved in 100 g of a Ga solution having a purity of 6N. After heating to 500 ° C in H 2 atmosphere, GaAs
The Ga solution was brought into contact with the epitaxial wafer. The solution was kept for 30 minutes as it was, the Ga solution was removed from the surface with a slide, and cooled to room temperature. After reaching room temperature, the Ga solution was removed from the GaAs epitaxial wafer by boiling and washing with an HCl solution. Even with the naked eye, the Si precipitate was completely removed on the surface. The surface of the GaAs epitaxial layer was slightly dissolved in the Ga solution and slightly roughened, but there was no problem in practical use. Similarly, the contact temperature of the Ga solution for removing the Si precipitate is set from 300 ° C. to 700
It was changed to ℃. It gave similar results. However, when the temperature exceeds 650 ° C., the surface of the epitaxial layer was dissolved in Ga in a large amount, but there was no problem in practical use.

【0010】〔実施例3〕エピタキシャルウエハは実施
例1および2と同じ方法で成長したものを用いた。As
を飽和に溶解し、Siを溶解していない6Nの純度のG
a溶液を500℃で接触させた。以下、実施例1と同じ
である。この時、Siの析出物はすべて溶解してエピタ
キシャル成長層表面もGaによる溶解がなく、Si溶解
用のGa溶液接触前と同じ表面粗れのないエピタキシャ
ル成長層表面が得られた。Asを溶解したGa溶液の接
触温度を200℃〜800℃まで変化させた。この温度
範囲内では全く同じような結果が得られた。
[Embodiment 3] An epitaxial wafer grown by the same method as in Embodiments 1 and 2 was used. As
G of 6N purity that dissolves S to saturation and does not dissolve Si
The solution a was contacted at 500 ° C. Hereinafter, it is the same as that of the first embodiment. At this time, all the precipitates of Si were dissolved and the surface of the epitaxial growth layer was not dissolved by Ga, and the same surface roughness as before the contact with the Ga solution for Si dissolution was obtained. The contact temperature of the Ga solution in which As was dissolved was changed from 200 ° C to 800 ° C. Exactly the same results were obtained within this temperature range.

【0011】〔実施例4〕エピタキシャルウエハは実施
例1および2と同じ方法で成長したものを用いた。Si
もAsも溶解していない6NのGa溶液を500℃で接
触させた後、Ga溶液を接触させたままで1℃/min
の冷却速度で室温まで冷却したこと以外、実施例1と同
じである。この時、Siの析出物は全て溶解した。エピ
タキシャル成長層表面はGaAsがGaに溶解されたた
め少し粗れていた。200℃〜700℃で同様の実験を
行ったところ、650℃を超えると実用上の許容範囲で
あったが、表面の粗れが多少大きくなったがけずれた部
分は1μm以下であった。
[Embodiment 4] An epitaxial wafer grown by the same method as in Embodiments 1 and 2 was used. Si
After contacting a 6N Ga solution in which neither As nor As is dissolved at 500 ° C., 1 ° C./min while keeping the Ga solution in contact
Example 1 is the same as Example 1 except that the cooling rate was to room temperature. At this time, all Si precipitates were dissolved. The surface of the epitaxial growth layer was slightly rough because GaAs was dissolved in Ga. When a similar experiment was conducted at 200 ° C. to 700 ° C., when the temperature exceeded 650 ° C., it was within the practically acceptable range, but the surface roughness was slightly increased, but the dislocated portion was 1 μm or less.

【0012】[0012]

【発明の効果】本発明によれば、SiドープGaAs又
はAlGaAsエピタキシャルウエハの表面に、エピタ
キシャル成長後析出したSi析出物を溶解して除去する
ことが出来る。このため、機械的研磨等によりSi析出
とエピ表面をまとめて除去する方法に比べ、この工程が
少なくてすみ生産性が向上する。ウエハの割れや欠け、
表面ダメージなどの機械的な破損を防止することができ
る。溶解用のガリウム溶液は10回以上再利用すること
ができる。また、使用するボートは液相エピタキシャル
成長用のもの、または簡単な構造のボート作製すること
で、一度に多くのウエハを処理することができる。これ
により低コストで本処理を実現することができる。エピ
表面のSiの高濃度層を除去することなくSi析出物を
除去できるので、LED等に加工する時電極の接触抵抗
を低くすることができる。このため高電流用のLEDの
エピタキシャルウエハとして使用できる。なお、実施例
ではウエハを横に配置する液相エピタキシャル成長で使
用するスライド法ボートを用いているが、ウエハを縦型
に配置する液相エピタキシャル成長ボートやガリウム溶
液に直接ウエハを沈める液相エピタキシャル成長ボート
など、使用容器の形状、ウエハの配置方法等にかかわら
ず、本発明の構成であれば同じ効果が得られることは言
うまでもない。
According to the present invention, Si precipitates deposited after epitaxial growth can be dissolved and removed on the surface of a Si-doped GaAs or AlGaAs epitaxial wafer. Therefore, as compared with the method of removing Si precipitation and the epi surface together by mechanical polishing or the like, the number of steps is smaller and the productivity is improved. Wafer cracks and chips,
It is possible to prevent mechanical damage such as surface damage. The gallium solution for dissolution can be reused 10 times or more. In addition, the boat to be used can be one for liquid phase epitaxial growth or a boat having a simple structure to process many wafers at a time. As a result, this process can be realized at low cost. Since the Si precipitates can be removed without removing the high-concentration Si layer on the epi surface, the contact resistance of the electrodes can be reduced when processing into an LED or the like. Therefore, it can be used as an epitaxial wafer for an LED for high current. In the example, the slide method boat used in the liquid phase epitaxial growth in which the wafer is horizontally arranged is used, but the liquid phase epitaxial growth boat in which the wafer is vertically arranged and the liquid phase epitaxial growth boat in which the wafer is directly immersed in the gallium solution are used. Needless to say, the same effect can be obtained with the configuration of the present invention regardless of the shape of the container used, the wafer arrangement method, and the like.

【図面の簡単な説明】[Brief description of drawings]

【図1】実施例で使用したスライド法ボートの模式図で
ある。
FIG. 1 is a schematic view of a slide method boat used in Examples.

───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H01L 21/208 C30B 23/08 ─────────────────────────────────────────────────── ─── Continuation of front page (58) Fields surveyed (Int.Cl. 7 , DB name) H01L 21/208 C30B 23/08

Claims (3)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 シリコンがドープされた砒化ガリウム又
は砒化アルミニウムガリウム半導体エピタキシャルウエ
ハの製造方法において、シリコンをドープした層の成長
後に、シリコンが未飽和のガリウム溶液に200〜80
0℃の温度で接触させることを特徴とする半導体エピタ
キシャルウエハの製造方法。
1. A method for producing a gallium arsenide or aluminum gallium arsenide gallium arsenide semiconductor epitaxial wafer doped with silicon, wherein after the growth of the layer doped with silicon, the silicon is saturated in a gallium solution in an amount of 200 to 80.
A method for manufacturing a semiconductor epitaxial wafer, which comprises contacting at a temperature of 0 ° C.
【請求項2】 接触温度が300℃〜700℃であり、
該ガリウム溶液はシリコンが未飽和である請求項1記載
の製造方法。
2. The contact temperature is 300 ° C. to 700 ° C.,
The method according to claim 1, wherein the gallium solution is unsaturated in silicon.
【請求項3】 該ガリウム溶液をエピタキシャルウエハ
と接触させた後、徐冷工程を行う請求項1又は2記載の
製造方法。
3. The manufacturing method according to claim 1, wherein the gallium solution is brought into contact with the epitaxial wafer and then a slow cooling step is performed.
JP04414094A 1994-03-15 1994-03-15 Manufacturing method of semiconductor epitaxial wafer Expired - Fee Related JP3427466B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP04414094A JP3427466B2 (en) 1994-03-15 1994-03-15 Manufacturing method of semiconductor epitaxial wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP04414094A JP3427466B2 (en) 1994-03-15 1994-03-15 Manufacturing method of semiconductor epitaxial wafer

Publications (2)

Publication Number Publication Date
JPH07254569A JPH07254569A (en) 1995-10-03
JP3427466B2 true JP3427466B2 (en) 2003-07-14

Family

ID=12683341

Family Applications (1)

Application Number Title Priority Date Filing Date
JP04414094A Expired - Fee Related JP3427466B2 (en) 1994-03-15 1994-03-15 Manufacturing method of semiconductor epitaxial wafer

Country Status (1)

Country Link
JP (1) JP3427466B2 (en)

Also Published As

Publication number Publication date
JPH07254569A (en) 1995-10-03

Similar Documents

Publication Publication Date Title
JP7607010B2 (en) Group III metal nitride crystals and methods for forming same
JP4741506B2 (en) Large area and uniform low dislocation density GaN substrate and its manufacturing process
US8878189B2 (en) Group III nitride semiconductor growth substrate, group III nitride semiconductor epitaxial substrate, group III nitride semiconductor element and group III nitride semiconductor free-standing substrate, and method of producing the same
US7125801B2 (en) Method of manufacturing Group III nitride crystal substrate, etchant used in the method, Group III nitride crystal substrate, and semiconductor device including the same
US8921231B2 (en) Group III nitride wafer and its production method
JP2003327497A (en) GaN single crystal substrate, nitride-based semiconductor epitaxial substrate, nitride-based semiconductor device, and method of manufacturing the same
US20230317444A1 (en) Group iii nitride substrate, method of making, and method of use
US20230170213A1 (en) Group iii nitride substrate with oxygen gradient, method of making, and method of use
JPWO2018216440A1 (en) III-V compound semiconductor substrate and III-V compound semiconductor substrate with epitaxial layer
KR100296094B1 (en) Gallium phosphide green light-emitting device
JPS5856963B2 (en) Method for manufacturing electroluminescent compound semiconductor
US20190249333A1 (en) Low-dislocation bulk gan crystal and method of fabricating same
EP0226931A2 (en) A method of preparing semiconductor substrates
JP2004063819A (en) Method for manufacturing crystal growth substrate and semiconductor light-emitting element
JP3427466B2 (en) Manufacturing method of semiconductor epitaxial wafer
JPH0729825A (en) Semiconductor substrate and manufacturing method thereof
US4597825A (en) Intermediate passivation and cleaning of compound semiconductor surfaces
Mahajan et al. Manifestations of melt‐carry‐over in InP and InGaAsP layers grown by liquid phase epitaxy
US11767609B2 (en) Low-dislocation bulk GaN crystal and method of fabricating same
JPH08335555A (en) Epitaxial wafer manufacturing method
JP2000164511A (en) Nitride semiconductor deposition substrate
TWI792110B (en) Semiconductor structure and manufacturing method thereof
JP2000277440A (en) Nitride III-V compound semiconductor crystal film, semiconductor device using nitride III-V compound semiconductor crystal film, and semiconductor laser using nitride III-V compound semiconductor crystal film
JP3237660B2 (en) ZnSe thin film by epitaxial growth and method of manufacturing the same
JPH1065211A (en) Light emitting diode

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080516

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090516

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090516

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100516

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees