JP3433736B2 - Method for manufacturing semiconductor device - Google Patents
Method for manufacturing semiconductor deviceInfo
- Publication number
- JP3433736B2 JP3433736B2 JP2001110438A JP2001110438A JP3433736B2 JP 3433736 B2 JP3433736 B2 JP 3433736B2 JP 2001110438 A JP2001110438 A JP 2001110438A JP 2001110438 A JP2001110438 A JP 2001110438A JP 3433736 B2 JP3433736 B2 JP 3433736B2
- Authority
- JP
- Japan
- Prior art keywords
- temperature
- substrate
- reaction chamber
- deposition
- silicon film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims description 45
- 239000004065 semiconductor Substances 0.000 title claims description 23
- 238000004519 manufacturing process Methods 0.000 title claims description 20
- 238000006243 chemical reaction Methods 0.000 claims description 91
- 239000000758 substrate Substances 0.000 claims description 83
- 239000010408 film Substances 0.000 claims description 82
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 67
- 229910052710 silicon Inorganic materials 0.000 claims description 67
- 239000010703 silicon Substances 0.000 claims description 67
- 238000000151 deposition Methods 0.000 claims description 59
- 230000008021 deposition Effects 0.000 claims description 46
- 239000001257 hydrogen Substances 0.000 claims description 45
- 229910052739 hydrogen Inorganic materials 0.000 claims description 45
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 43
- 239000012298 atmosphere Substances 0.000 claims description 36
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims description 35
- 239000010409 thin film Substances 0.000 claims description 26
- 239000011261 inert gas Substances 0.000 claims description 15
- 238000005229 chemical vapour deposition Methods 0.000 claims description 4
- 150000002431 hydrogen Chemical class 0.000 claims description 2
- 239000007789 gas Substances 0.000 description 38
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 29
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 26
- 229910052786 argon Inorganic materials 0.000 description 15
- 229910052757 nitrogen Inorganic materials 0.000 description 15
- 239000010410 layer Substances 0.000 description 11
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 10
- 230000000630 rising effect Effects 0.000 description 10
- 229910000077 silane Inorganic materials 0.000 description 9
- 239000011521 glass Substances 0.000 description 8
- 239000004973 liquid crystal related substance Substances 0.000 description 8
- 229910052734 helium Inorganic materials 0.000 description 7
- 239000001307 helium Substances 0.000 description 7
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 7
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 6
- 239000001301 oxygen Substances 0.000 description 6
- 229910052760 oxygen Inorganic materials 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 238000004880 explosion Methods 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 5
- 239000011159 matrix material Substances 0.000 description 5
- 238000003949 trap density measurement Methods 0.000 description 5
- YZCKVEUIGOORGS-NJFSPNSNSA-N Tritium Chemical compound [3H] YZCKVEUIGOORGS-NJFSPNSNSA-N 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 238000003795 desorption Methods 0.000 description 4
- 238000003780 insertion Methods 0.000 description 4
- 230000037431 insertion Effects 0.000 description 4
- 238000007689 inspection Methods 0.000 description 4
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 4
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 238000007872 degassing Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 239000003085 diluting agent Substances 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 230000037230 mobility Effects 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 238000002791 soaking Methods 0.000 description 3
- 229910004298 SiO 2 Inorganic materials 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 239000002994 raw material Substances 0.000 description 2
- 230000027756 respiratory electron transport chain Effects 0.000 description 2
- 230000035939 shock Effects 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- 230000005856 abnormality Effects 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 239000002360 explosive Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000005350 fused silica glass Substances 0.000 description 1
- 125000004435 hydrogen atom Chemical group [H]* 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 238000001755 magnetron sputter deposition Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000005086 pumping Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000001568 sexual effect Effects 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 1
Landscapes
- Liquid Crystal (AREA)
- Chemical Vapour Deposition (AREA)
- Thin Film Transistor (AREA)
Description
【0001】[0001]
【発明の属する技術分野】本発明はアクティブマトリッ
クス液晶ディスプレイや超LSI等に適応される薄膜半
導体装置の製造方法及び半導体装置の一部を構成する半
導体層を堆積する減圧化学気相堆積装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a thin film semiconductor device applicable to an active matrix liquid crystal display, VLSI, etc., and a low pressure chemical vapor deposition apparatus for depositing a semiconductor layer forming a part of the semiconductor device.
【0002】[0002]
【従来の技術】近年、液晶ディスプレイの大画面化、高
解像度化に伴い、その駆動方式は単純マトリックス方式
からアクティブマトリックス方式へ移行し、大容量の情
報を表示出来るように成りつつ有る。アクティブマトリ
ックス方式は数十万を越える画素を有する液晶ディスプ
レイが可能で有り、各画素毎にスイッチングトランジス
タを形成するもので有る。各種液晶ディスプレイの基板
としては、透過型ディスプレイを可能ならしめる溶融石
英板やガラスなどの透明絶縁基板が使用されている。2. Description of the Related Art In recent years, with the increase in screen size and resolution of liquid crystal displays, the drive system is shifting from the simple matrix system to the active matrix system, and it is becoming possible to display a large amount of information. The active matrix method enables a liquid crystal display having more than several hundred thousand pixels, and forms a switching transistor for each pixel. As a substrate for various liquid crystal displays, a transparent insulating substrate such as a fused silica plate or glass that enables a transmissive display is used.
【0003】しかしながら、表示画面の拡大化や低価格
化を進める場合には絶縁基板として安価な通常ガラスを
使用するのが必要不可欠で有る。従って、この経済性を
維持して尚、アクティブマトリックス方式の液晶ディス
プレイを動作させる薄膜トランジスタを安価なガラス基
板上に安定した性能で形成する事が可能な技術が望まれ
ていた。However, in order to expand the display screen and reduce the price, it is essential to use inexpensive ordinary glass as an insulating substrate. Therefore, there has been a demand for a technique capable of forming a thin film transistor for operating an active matrix type liquid crystal display on an inexpensive glass substrate with stable performance while maintaining the economical efficiency.
【0004】薄膜トランジスタの能動層としては、通常
アモルファスシリコンや多結晶シリコンが用いられる
が、駆動回路まで一体化して薄膜トランジスタで形成し
ようとする場合には動作速度の速い多結晶シリコンが有
利である。Amorphous silicon or polycrystalline silicon is usually used as the active layer of the thin film transistor, but polycrystalline silicon, which has a high operating speed, is advantageous when a thin film transistor is to be integrated with a driving circuit.
【0005】この様に通常のガラス基板上に多結晶シリ
コン膜を能動層とする薄膜半導体装置を作成する技術が
求められているが、通常のガラス基板を用いる際には最
高プロセス温度が約600℃程度とのガラス歪点温度以
下とする大きな制約が有る。Thus, there is a demand for a technique for producing a thin film semiconductor device having a polycrystalline silicon film as an active layer on a normal glass substrate. However, when a normal glass substrate is used, the maximum process temperature is about 600. There is a large restriction that the glass strain point temperature is not higher than about 0 ° C.
【0006】即ち低温プロセスで液晶ディスプレイを動
作し得る薄膜トランジスタと、駆動回路を高速作動し得
る薄膜トランジスタの能動層を形成する技術が望まれて
いる。That is, a technique for forming a thin film transistor capable of operating a liquid crystal display in a low temperature process and an active layer of a thin film transistor capable of operating a driving circuit at high speed is desired.
【0007】こうした能動層シリコン膜の形成には、第
1にLPCVD法で堆積する技術の他、例えば絶縁基板
上に570℃以下の温度でLPCVD法に依りシリコン
膜を堆積し、しかる後640℃以下の温度にて24時間
程度の熱処理を施して薄膜トランジスタの特性を高める
技術(特開昭63−307776)や第三の方法とし
て、RFマグネトロン・スパッタリングやプラズマCV
D法で300℃程度以下の温度にてアモルファス・シリ
コン膜を堆積した後、各種レーザー照射を行う事で薄膜
トランジスタの能動層を形成する技術(Jpn.J.A
ppl.Phys.28,1871,'89や電子情報
通信学会技術研究報告EID−88−58など)が有
る。In order to form such an active layer silicon film, firstly, in addition to the technique of depositing by the LPCVD method, for example, a silicon film is deposited on the insulating substrate by the LPCVD method at a temperature of 570 ° C. or lower, and then at 640 ° C. As a technique (Japanese Patent Laid-Open No. 63-307776) for improving the characteristics of a thin film transistor by performing heat treatment for about 24 hours at the following temperature, and as a third method, RF magnetron sputtering or plasma CV
A technique of forming an active layer of a thin film transistor by depositing an amorphous silicon film at a temperature of about 300 ° C. or less by the method D and then performing various laser irradiations (Jpn. JA.
ppl. Phys. 28 , 1871, '89 and the Institute of Electronics, Information and Communication Engineers Technical Research Report EID-88-58).
【0008】[0008]
【発明が解決しようとする課題】しかしながら、前述の
従来技術にはそれぞれ種々の問題が内在している。第
二、第三のシリコン薄膜を堆積した後、熱処理やレーザ
ー照射で能動層の特性向上をはかる方法では、第一のL
PCVD法による製造方法に比較して、製造工程が著し
く煩雑冗長と化し、生産性の低下や高価な加工装置の購
入、製品価格の上昇を招くと言った問題点が有る。一
方、従来のLPCVD法で能動層となるシリコン膜を堆
積する方法では、LPCVD装置が良質なシリコン膜堆
積に不適切で有り、又堆積技術その物も未熟で有る為ト
ランジスタとしての特性が不十分で有り、高精細高画質
液晶ディスプレイのスイッチング素子や駆動回路用とし
ては未だ不適切で有るとの問題点が有った。However, various problems are inherent in each of the above-mentioned prior arts. After depositing the second and third silicon thin films, heat treatment or laser irradiation is used to improve the characteristics of the active layer.
Compared with the manufacturing method by the PCVD method, there are problems that the manufacturing process becomes remarkably complicated and redundant, resulting in a decrease in productivity, purchase of expensive processing equipment, and an increase in product price. On the other hand, in the conventional method of depositing a silicon film to be an active layer by the LPCVD method, the LPCVD apparatus is unsuitable for depositing a good-quality silicon film, and the deposition technique itself is unsatisfactory, so that the characteristics as a transistor are insufficient. However, there is a problem that it is still unsuitable for switching elements and driving circuits of high-definition and high-quality liquid crystal displays.
【0009】そこで本発明はこの様な諸問題点の解決を
目差し、その目的はトランジスタ特性の良好な薄膜半導
体装置を能動層の形成にはLPCVD法のみで行うと云
う簡略な工程で形成する事が出来る薄膜半導体装置の製
造方法を提供する事と、こうした目的に適した減圧化学
気相堆積装置を提供する事に有る。Therefore, the present invention is aimed at solving these various problems, and an object thereof is to form a thin film semiconductor device having good transistor characteristics by a simple process of forming only an active layer by an LPCVD method. It is intended to provide a method of manufacturing a thin film semiconductor device capable of doing so, and to provide a low pressure chemical vapor deposition apparatus suitable for such a purpose.
【0010】[0010]
【課題を解決するための手段】本発明の半導体装置の製
造方法は、シリコン薄膜を有する半導体装置の製造方法
において、反応室内に基板を挿入して、堆積温度まで昇
温させ、前記堆積温度に到達後、前記基板にシリコン膜
を減圧化学気相堆積法(LPCVD法)により堆積し、
前記堆積温度から所定の温度まで水素雰囲気にて降温さ
せることを特徴とする。これにより、堆積シリコン膜中
に存在する水素が脱離して、不対電子対が発生する現象
を抑制できる。また、本発明の薄膜半導体装置の製造方
法は、シリコン薄膜を有する半導体装置の製造方法にお
いて、反応室内に基板を挿入して、堆積温度まで昇温さ
せ、前記堆積温度に到達後、前記基板にシリコン膜を減
圧化学気相堆積法(LPCVD法)により堆積し、前記
基板を前記堆積温度から所定の温度まで不活性気体と水
素との混合雰囲気にて降温させることを特徴とする。こ
れにより、堆積シリコン膜中に存在する水素が脱離し
て、不対電子対が発生する現象を抑制できる。また、本
発明の薄膜半導体装置の製造方法は、シリコン薄膜を有
する半導体装置の製造方法において、反応室内に基板を
挿入して、堆積温度まで昇温させ、前記堆積温度に到達
後、前記基板にシリコン膜を減圧化学気相堆積法(LP
CVD法)により堆積し、前記基板を前記堆積時の圧力
から大気圧まで還元性雰囲気にて戻すと共に、前記堆積
温度から所定の温度まで還元性雰囲気にて降温させるこ
とを特徴とする。これにより、堆積シリコン膜中に存在
する水素が脱離して、不対電子対が発生する現象を抑制
できる。According to the method of manufacturing a semiconductor device of the present invention, in the method of manufacturing a semiconductor device having a silicon thin film, a substrate is inserted into a reaction chamber, the temperature is raised to a deposition temperature, and the temperature is increased to the deposition temperature. After reaching, a silicon film is deposited on the substrate by low pressure chemical vapor deposition (LPCVD),
It is characterized in that the temperature is lowered from the deposition temperature to a predetermined temperature in a hydrogen atmosphere. This makes it possible to suppress the phenomenon in which hydrogen present in the deposited silicon film is desorbed and an unpaired electron pair is generated. Further, the method for manufacturing a thin film semiconductor device of the present invention is, in the method for manufacturing a semiconductor device having a silicon thin film, the substrate is inserted into a reaction chamber and heated to a deposition temperature, and after reaching the deposition temperature, the substrate is attached to the substrate. A silicon film is deposited by a low pressure chemical vapor deposition method (LPCVD method), and the temperature of the substrate is lowered from the deposition temperature to a predetermined temperature in a mixed atmosphere of an inert gas and hydrogen. This makes it possible to suppress the phenomenon in which hydrogen present in the deposited silicon film is desorbed and an unpaired electron pair is generated. Further, the method for manufacturing a thin film semiconductor device of the present invention is, in the method for manufacturing a semiconductor device having a silicon thin film, the substrate is inserted into a reaction chamber and heated to a deposition temperature, and after reaching the deposition temperature, the substrate is attached to the substrate. Low pressure chemical vapor deposition (LP
It is characterized in that the substrate is deposited by the CVD method), the substrate is returned from the pressure at the deposition to the atmospheric pressure in a reducing atmosphere, and the temperature is lowered from the deposition temperature to a predetermined temperature in the reducing atmosphere. This makes it possible to suppress the phenomenon in which hydrogen present in the deposited silicon film is desorbed and an unpaired electron pair is generated.
【0011】[0011]
【実施例】(実施例1)以下本発明の実施例を説明する
が、本発明が以下の実施例に限定される物では無い。EXAMPLES Example 1 Examples of the present invention will be described below, but the present invention is not limited to the following examples.
【0012】図1(a)〜(e)はMIS型電界効果ト
ランジスタを形成する多結晶シリコン薄膜トランジスタ
の製造プロセスを断面で示した図で有る。FIGS. 1A to 1E are sectional views showing a manufacturing process of a polycrystalline silicon thin film transistor forming an MIS type field effect transistor.
【0013】本実施例1では基板101として235m
m口の石英ガラスを用いた。しかし、600℃4〜5時
間の熱環境に耐え得る基板で有るならば、基板の種類や
大きさは無論問われない。まず有機洗浄又は酸洗浄され
た基板101に下地保護膜102を形成する。本実施例
1では常圧気相化学堆積法(APCVD法)にて二酸化
硅素膜(SiO2膜)を2000オングストローム堆積
した。下地保護膜102としてはSiO2膜に代り窒化
硅素膜(SiNx)等も可能で有り、その形成方法もプ
ラズマCVD法(PECVD法)やスパッター法など工
程温度が600℃以下のあらゆる形成手段が有効で有
る。続いて、ソース・ドレイン領域103を形成する。In the first embodiment, the substrate 101 is 235 m.
Quartz glass with m holes was used. However, as long as the substrate can withstand a thermal environment of 600 ° C. for 4 to 5 hours, the type and size of the substrate need not be questioned. First, a base protective film 102 is formed on a substrate 101 that has been organically washed or acid washed. In Example 1, a silicon dioxide film (SiO 2 film) of 2000 angstrom was deposited by atmospheric pressure chemical vapor deposition (APCVD method). As the base protective film 102, a silicon nitride film (SiNx) or the like can be used instead of the SiO 2 film, and any forming means having a process temperature of 600 ° C. or less such as a plasma CVD method (PECVD method) or a sputtering method is effective. It is. Subsequently, the source / drain regions 103 are formed.
【0014】(図1(a))本実施例1ではn型半導体
装置の作成を試みた為、不純物として燐を選び、LPC
VD法でホスフィン(PH3)とモノシラン(SiH4)
を原料ガスとして燐を含んだ多結晶シリコン膜を堆積し
た後、パターニングに依り、ソース・ドレイン領域10
3を形成した。燐を含んだ多結晶シリコン膜の堆積温度
は600℃で、堆積速度30オングストローム/min
で1500オングストロームの膜厚に堆積して、ソース
・ドレイン領域を作成した。(FIG. 1A) Since the n-type semiconductor device was manufactured in the first embodiment, phosphorus was selected as the impurity and LPC was selected.
Phosphine (PH 3 ) and monosilane (SiH 4 ) by VD method
After depositing a polycrystalline silicon film containing phosphorus using the source gas as a source gas, the source / drain region 10 is formed by patterning.
Formed 3. The deposition temperature of the polycrystalline silicon film containing phosphorus is 600 ° C. and the deposition rate is 30 Å / min.
Was deposited to a film thickness of 1500 Å to form source / drain regions.
【0015】次にLPCVD法で後にチャンネル部を構
成するに至るシリコン膜104を堆積する。(図1
(b))本実施例1で使用したLPCVD装置の概要を
図2に示す。LPCVD装置は反応室201の容積とし
て184.5l有し、基板202は反応室中央付近に水
平に設置される。原料ガス及びヘリウム・窒素・アルゴ
ン・水素等の希釈ガスは必要に応じて反応室下部より反
応室201内に導入され、反応室上部より排気される。
石英ガラスで作られた反応室の外側には3ゾーンに分れ
たヒーター203が設けられて居り、それらを独立に調
整する事で反応室内中央部付近に所望の温度で均熱帯を
形成する。この均熱帯は約350mmの高さで広がり、
その範囲内での温度のずれは、例えば600℃に設定し
た時0.2℃以内で有る。従って挿入基板間の間隔を5
mmとすれば、1バッチで70枚の基板処理が可能で有
る。Next, a silicon film 104, which will later form the channel portion, is deposited by the LPCVD method. (Fig. 1
(B)) An outline of the LPCVD apparatus used in the first embodiment is shown in FIG. The LPCVD apparatus has a reaction chamber 201 having a volume of 184.5 l, and the substrate 202 is horizontally installed near the center of the reaction chamber. The raw material gas and a diluent gas such as helium, nitrogen, argon, hydrogen, etc. are introduced into the reaction chamber 201 from the lower part of the reaction chamber and exhausted from the upper part of the reaction chamber as needed.
A heater 203, which is divided into three zones, is provided outside the reaction chamber made of quartz glass, and by adjusting them independently, a soaking zone is formed near the center of the reaction chamber at a desired temperature. This soaking zone spreads out at a height of about 350 mm,
The temperature deviation within that range is within 0.2 ° C. when set at 600 ° C., for example. Therefore, the spacing between the insertion boards is 5
If it is mm, it is possible to process 70 substrates in one batch.
【0016】本実施例1では20mm間隔で17枚の基
板を均熱帯内に設置した。排気はロータリー・ポンプ2
04とメカニカル・ブースター・ポンプ205を直結し
て行った。この為ガス種の違いに依る排気速度の差は現
れない。又、圧力はガス種に依存しない隔膜式圧力計で
測定した。炉内温度600℃に於いて両ポンプを運転し
た状態でヘリウム等の不活性ガスを反応室201に流し
た場合、反応室内平衡圧力P(mtorr)とガス流量Q
(SCCM)との間には次の関係式が成り立つ。In the first embodiment, 17 substrates were installed in the soaking zone at intervals of 20 mm. Exhaust is rotary pump 2
04 and the mechanical booster pump 205 were directly connected. Therefore, the difference in pumping speed due to the difference in gas type does not appear. The pressure was measured by a diaphragm type pressure gauge that does not depend on the gas species. When an inert gas such as helium is flown into the reaction chamber 201 with both pumps operating at a furnace temperature of 600 ° C., the equilibrium pressure P (mtorr) in the reaction chamber and the gas flow rate Q
The following relational expression holds with (SCCM) .
【0017】
P=2.260+0.3100×Q 10SCCM≦Q≦1
00SCCM
P=24.04+0.1626×Q 200SCCM≦Q≦
900SCCM
本実施例1では上述のLPCVD装置を用いてシリコン
膜104を堆積した。(図1(b))ソース・ドレイン
領域が形成され、該領域表面上の自然酸化膜を取り除い
た基板は、表側を下向きとしてLPCVD装置反応室に
挿入された。挿入時の反応室温度は395℃から400
℃の間で有り、反応室内は窒素雰囲気に保たれている。
反応室入口付近には約6SLMの窒素で窒素カーテンを形
成し、基板挿入時に酸素や水分が反応室内に流れ込む事
を最小限に止めている。反応室内に空気中の水分や酸素
が混入すると、これらは反応室壁のシリコン層に吸着
し、或いはシリコンと反応して反応室内に残留し、チャ
ンネル部となるシリコン膜堆積の際、脱ガスとして現
れ、堆積シリコン膜の膜質を悪化させたり、膜厚の変動
を大きくする等の不安定性の原因となる。P = 2.260 + 0.3100 × Q 10 SCCM ≦ Q ≦ 1
00 SCCM P = 24.04 + 0.1626 × Q 200 SCCM ≦ Q ≦
900 SCCM In this Example 1, the silicon film 104 was deposited using the above LPCVD apparatus. (FIG. 1B) The substrate in which the source / drain regions were formed and the native oxide film on the region surface was removed was inserted into the reaction chamber of the LPCVD apparatus with the front side facing downward. The temperature of the reaction chamber at the time of insertion is 395 to 400
The temperature is between 0 ° C and the reaction chamber is kept in a nitrogen atmosphere.
A nitrogen curtain of about 6 SLM is formed near the entrance of the reaction chamber to minimize the flow of oxygen and moisture into the reaction chamber when the substrate is inserted. When water and oxygen in the air are mixed in the reaction chamber, they are adsorbed on the silicon layer on the wall of the reaction chamber or react with silicon and remain in the reaction chamber, and are degassed during the deposition of the silicon film which becomes the channel part. It appears and causes instability such as deteriorating the film quality of the deposited silicon film and increasing fluctuation of the film thickness.
【0018】基板挿入後、真空引き、漏洩検査を施し、
異常が無ければ挿入温度の400℃から堆積温度迄反応
室内温度を上げる。本実施例1では堆積温度は600℃
で二時間費やして昇温した。通常この昇温期間中には純
度99.99%程度以上の窒素・ヘリウム等の不活性ガ
スが流されるが、本実施例1では水素3%アルゴン97
%のアルゴン・水素混合ガスを700SCCM流し続けて昇
温した。この時反応室内平衡圧力は138mtorr で有っ
た。本実施例1では安全上の理由より水素濃度を3%と
して昇温期間中反応室内を還元性雰囲気に維持したが、
水素濃度は無論問われない。又、反応室内を400℃か
ら堆積温度に昇温する丈の目的で有るならば昇温時間は
一時間で十分だが、昇温期間中還元性雰囲気を維持して
反応室側壁からの酸素や水分の脱ガスを除去し、清浄な
堆積環境を現出する為には二時間程度以上の昇温期間が
好ましい。After inserting the substrate, perform vacuuming and leak inspection,
If there is no abnormality, raise the temperature of the reaction chamber from the insertion temperature of 400 ° C to the deposition temperature. In Example 1, the deposition temperature is 600 ° C.
It took 2 hours to heat up. Normally, an inert gas such as nitrogen or helium having a purity of about 99.99% or more is flown during this temperature rising period, but in this embodiment 1, hydrogen 3% argon 97
% SC of argon / hydrogen mixed gas was continuously flowed at 700 SCCM to raise the temperature. At this time, the equilibrium pressure in the reaction chamber was 138 mtorr . In the present Example 1, for safety reasons, the hydrogen concentration was set to 3% and the reaction chamber was maintained in a reducing atmosphere during the temperature rising period.
Of course, the hydrogen concentration does not matter. In addition, if the purpose is to increase the temperature in the reaction chamber from 400 ° C. to the deposition temperature, one hour is sufficient for raising the temperature, but oxygen and moisture from the side wall of the reaction chamber should be maintained by maintaining a reducing atmosphere during the temperature raising period. In order to remove the degassing and to bring out a clean deposition environment, a temperature rising period of about 2 hours or more is preferable.
【0019】還元性雰囲気に依る昇温期間終了後、直ち
に所定量のシラン(SiH4)・ジシラン(Si2H6)
等の原料ガスと必要に応じて希釈ガスを反応室に導入
し、シリコン膜104を堆積する。本実施例1では純度
99.999%以上のシランを11.25SCCM流してシ
リコン膜を堆積した。シリコン膜堆積中の反応室内平衡
圧力は7.65mtorrで有った。シリコン膜104は2
0分39秒間反応室にシランを流し続けて堆積された。
シリコン膜堆積終了後、反応室は即座に真空引きを行な
われ、反応室内に未反応シランが残留せぬ様対処され
た。この真空引きは4分間行なわれた。又、シリコン膜
堆積終了直後ヒーター設定温度は600℃から400℃
に変更された。Immediately after the end of the temperature rising period based on the reducing atmosphere, a predetermined amount of silane (SiH 4 ) -disilane (Si 2 H 6 )
A raw material gas such as the above and a diluent gas as necessary are introduced into the reaction chamber to deposit the silicon film 104. In Example 1, silane having a purity of 99.999% or more was flowed at 11.25 SCCM to deposit a silicon film. The equilibrium pressure in the reaction chamber during the deposition of the silicon film was 7.65 mtorr . Silicon film 104 is 2
Deposition was performed by continuously flowing silane into the reaction chamber for 0 minutes and 39 seconds.
After the deposition of the silicon film was completed, the reaction chamber was immediately evacuated to prevent unreacted silane from remaining in the reaction chamber. This evacuation was performed for 4 minutes. Immediately after the deposition of the silicon film, the heater set temperature is 600 to 400 ° C.
Was changed to.
【0020】真空引き終了後3分間費やしてシランなど
反応性ガスライン及びマスフロー・コントローラ内を窒
素で置換した。この間反応室には水素3%アルゴン97
%のアルゴン・水素混合ガスを700SCCM流し続け、反
応室内平衡圧力を約140mt orrに維持していた。反応
性ガスライン及びマスフロー・コントローラ内の窒素置
換終了後反応室はアルゴン・水素混合ガスに依り大気圧
に戻され、この後一時間半費やして反応室及び基板温度
が400℃程度迄下るのを待たれた。この降温期間中反
応室には約1SLMのアルゴン・水素混合ガスが流され、
反応室内は大気圧に保たれていた。本実施例1ではこの
降温期間中水素3%アルゴン97%の気体組成で還元性
雰囲気を作り出したが、水素濃度や不活性ガス種は無論
これらに限定される物では無い。例えば不活性ガスとし
てアルゴンに代りヘリウム、窒素等も可能で有るし、水
素濃度も100%で有っても構わない。本実施例1では
水素の爆発下限界を越えぬ様、3%を安全上の理由より
選定した。After the evacuation was completed, the reactive gas line such as silane and the inside of the mass flow controller were replaced with nitrogen by spending 3 minutes. During this time, 97% hydrogen 3% argon in the reaction chamber.
% Of the argon-hydrogen mixed gas continued to flow 700 SCCM, maintained the reaction chamber equilibrium pressure of about 140 mt orr. After the completion of nitrogen substitution in the reactive gas line and the mass flow controller, the reaction chamber is returned to atmospheric pressure by an argon / hydrogen mixed gas, and after that, it takes about one and a half hours to allow the temperature of the reaction chamber and the substrate to drop to about 400 ° C. I was waiting. About 1 SLM of argon / hydrogen mixed gas was flown into the reaction chamber during this cooling period.
The reaction chamber was kept at atmospheric pressure. In the present Example 1, a reducing atmosphere was created with a gas composition of 3% hydrogen and 97% argon during this cooling period, but the hydrogen concentration and the inert gas species are not limited to these. For example, helium, nitrogen or the like may be used as the inert gas instead of argon, and the hydrogen concentration may be 100%. In the present Example 1, 3% was selected for safety reasons so that the lower limit of hydrogen explosion would not be exceeded.
【0021】この様に還元性雰囲気下で基板温度を下げ
る事に依り、堆積シリコン膜中に存在する水素が離脱し
て、不対電子対が発生する現象を抑制出来る。一般にシ
リコン膜から水素が離脱する温度は450℃以上と認識
されている故、還元性雰囲気下で基板温度を下げる場合
でも、基板温度が450℃程度以下となる迄基板を包容
したる環境を還元性雰囲気に維持する事が好ましい。し
かしながら、堆積温度から基板温度を450℃程度以下
迄下げるには本実施例1が示した様に一時間以上の降温
期間が必要となり、作業能率を落す原因となる。By lowering the substrate temperature in the reducing atmosphere as described above, it is possible to suppress the phenomenon that hydrogen existing in the deposited silicon film is released and an unpaired electron pair is generated. It is generally recognized that the temperature at which hydrogen is desorbed from a silicon film is 450 ° C or higher. Therefore, even when the substrate temperature is lowered in a reducing atmosphere, the environment surrounding the substrate is reduced until the substrate temperature becomes 450 ° C or lower. It is preferable to maintain a sexual atmosphere. However, in order to lower the substrate temperature from the deposition temperature to about 450 ° C. or lower, a temperature lowering period of 1 hour or more is required as shown in the first embodiment, which causes a decrease in work efficiency.
【0022】一方シリコン膜中からの水素の離脱現象は
ボルツマン統計に従う為、温度の低下と共にその離脱速
度は急激に遅くなる。これらの理由に依り、少なくとも
基板温度が500℃程度以下となる迄、基板を包容した
る環境を還元性雰囲気に保っておく事が望ましい。On the other hand, the desorption phenomenon of hydrogen from the silicon film complies with Boltzmann statistics. Therefore, the desorption rate of the hydrogen rapidly decreases as the temperature decreases. For these reasons, it is desirable to keep the environment in which the substrate is contained in a reducing atmosphere at least until the substrate temperature becomes about 500 ° C. or lower.
【0023】この様にして還元性雰囲気下で基板温度4
00℃程度迄下げられた後、該基板は反応室より取り出
された。本実施例1では水素濃度が3%で有った為、反
応室内の排気を省き、直接大気開放したが、水素濃度が
高い場合は排気が必要不可欠で有る。本実施例1で得ら
れたシリコン膜104の膜厚は244オングストローム
で有った。In this way, the substrate temperature 4
After the temperature was lowered to about 00 ° C., the substrate was taken out of the reaction chamber. In Example 1, since the hydrogen concentration was 3%, the exhaust in the reaction chamber was omitted and the atmosphere was directly opened to the atmosphere. However, when the hydrogen concentration is high, the exhaust is indispensable. The film thickness of the silicon film 104 obtained in Example 1 was 244 Å.
【0024】こうして堆積されたシリコン膜はレジスト
でパターニングされた後、四弗化炭素(CF4)と酸素
(O2)の混合プラズマに依りエッチングされ、チャン
ネル部シリコン膜105を形成した。(図1(c))続
いてゲート絶縁膜106を形成する。本実施例1ではS
iO2 膜を電子サイクロトロン共鳴プラズマCVD法
(ECR−PECVD法)で1500オングストローム
の膜厚に堆積した。(図1(d))その後、ゲート電極
107を形成後、必要に応じて層間絶縁膜108を堆積
し、更にコンタクトホール開口後、ソース・ドレイン取
り出し電極109を形成してトランジスタが完成する。
(図1(e))
この様にして試作した薄膜トランジスタ(TFT)の特
性を測定した所、ソース・ドレイン電圧Vds=4Vで飽
和電流領域から求めた有効電子移動度μoと捕獲密度N
t(J.Levinson et al.J.App
l.Phys.53,1193,1982)は其々μo
=5.3±0.15cm2 /v・secNt=(6.9
±0.26)×1011l/cm2で有った。測定は25
℃で行なわれ、測定したトランジスタチャンネル部の長
さL=10μm、幅W=100μmで有った。又Vds=
4V、ゲート電圧Vgs=10Vでトランジスタをオンさ
せた時のソース・ドレイン電流はION=13.4±1.
15μAとなり、Vds=4V、Vgs=0Vでトランジス
タをオフさせた時のオフ電流はIOFF=0.87±0.
05pAとなり、オン・オフ比7桁以上の良好なTFT
が作成された。The silicon film thus deposited was patterned with a resist and then etched by a mixed plasma of carbon tetrafluoride (CF 4 ) and oxygen (O 2 ) to form a channel part silicon film 105. (FIG. 1C) Subsequently, the gate insulating film 106 is formed. In the first embodiment, S
The iO 2 film was deposited to a film thickness of 1500 Å by the electron cyclotron resonance plasma CVD method (ECR-PECVD method). (FIG. 1 (d)) After that, after forming the gate electrode 107, an interlayer insulating film 108 is deposited if necessary, and after opening a contact hole, a source / drain extraction electrode 109 is formed to complete the transistor.
(FIG. 1 (e)) When the characteristics of the thin film transistor (TFT) manufactured as described above were measured, the effective electron mobility μo and the trapping density N obtained from the saturation current region at the source / drain voltage V ds = 4V.
t (J. Levinson et al. J. App.
l. Phys. 53 , 1193, 1982) are μo respectively.
= 5.3 ± 0.15 cm 2 /v·secNt=(6.9
It was ± 0.26) × 10 11 l / cm 2 . 25 measurements
The transistor channel portion had a length L of 10 μm and a width W of 100 μm, which were measured at 0 ° C. Also V ds =
When the transistor is turned on at 4 V and gate voltage V gs = 10 V, the source / drain current is I ON = 13.4 ± 1.
When the transistor is turned off at V ds = 4V and V gs = 0V, the off current is I OFF = 0.87 ± 0.
05pA, good on / off ratio of 7 digits or more
Was created.
【0025】(実施例2)チャンネル部シリコン膜を堆
積する工程を除いて、それ以外は総て実施例1と同じ工
程に依りTFTを作成した。本実施例2はLPCVD法
でチャンネル部シリコン膜を成膜する従来技術に対応
し、実施例1の本発明と比較され得る。Example 2 A TFT was manufactured by the same steps as in Example 1 except for the step of depositing a channel portion silicon film. The second embodiment corresponds to a conventional technique of forming a channel portion silicon film by the LPCVD method and can be compared with the present invention of the first embodiment.
【0026】本実施例2ではチャンネル部シリコン膜を
堆積するのに実施例1と同じLPCVD装置を用いた
が、昇温条件及び降温条件は実施例1と異っている。チ
ャンネル部シリコン膜堆積に当たり、まず基板挿入後、
真空引き、漏洩検査を施した後、挿入温度の400℃か
ら堆積温度の600℃迄昇温するが、この昇温条件を従
来技術で行った。In Example 2, the same LPCVD apparatus as in Example 1 was used to deposit the silicon film in the channel portion, but the temperature rising conditions and the temperature decreasing conditions were different from those in Example 1. When depositing the silicon film on the channel part, first insert the substrate,
After evacuation and leakage inspection, the temperature was raised from the insertion temperature of 400 ° C. to the deposition temperature of 600 ° C. This temperature rising condition was performed by the conventional technique.
【0027】即ち、本実施例2では純度99.9999
%以上のヘリウムを350SCCM流し続けて一時間の昇温
期間を設けた。昇温期間中の反応室内平衡圧力は81.
5mt orr で有った。ヘリウムに依る一時間の昇温終了
後、実施例1と同様直ちに純度99.999%以上のシ
ラン11.25SCCMを反応室に流してシリコン膜を堆積
した。シリコン膜堆積中の反応室内平衡圧力は7.67
mtorrで有った。シリコン膜は20分39秒間反応室に
シランを流し続けて堆積された。シリコン膜堆積直後、
ヒーター設定温度は600℃から400℃に変更され、
反応室は4分間真空引きを行なわれた。真空引き終了後
3分間マスフロー・コントローラー内等を窒素で置換し
た。この間反応室には純度99.99%以上の窒素を7
00SCCM流し続け、反応室内平衡圧力を約140mtorr
に維持していた。その後反応室は純度99.99%以上
の窒素に依り大気圧に戻され、直に基板は取り出され
た。この時の基板温度は530℃程度で有った。本実施
例2で得られたシリコン膜の膜厚は250オングストロ
ームで有った。That is, in the second embodiment, the purity is 99.9999.
% Or more of helium was continuously flowed at 350 SCCM to provide an hourly heating period. The equilibrium pressure in the reaction chamber during the temperature rising period was 81.
It was 5 mt orr . Immediately after the temperature was raised by helium for one hour, 11.25 SCCM of silane having a purity of 99.999% or more was flown into the reaction chamber in the same manner as in Example 1 to deposit a silicon film. The equilibrium pressure in the reaction chamber during silicon film deposition is 7.67.
It was mtorr . The silicon film was deposited by continuously flowing silane into the reaction chamber for 20 minutes and 39 seconds. Immediately after the deposition of the silicon film,
The heater set temperature is changed from 600 ℃ to 400 ℃,
The reaction chamber was evacuated for 4 minutes. After the evacuation was completed, the inside of the mass flow controller was replaced with nitrogen for 3 minutes. During this period, nitrogen with a purity of 99.99% or higher is kept in the reaction chamber.
Continue to flow 00 SCCM and keep the equilibrium pressure in the reaction chamber at about 140 mtorr.
Was maintained at. After that, the reaction chamber was returned to atmospheric pressure by nitrogen having a purity of 99.99% or more, and the substrate was taken out directly. The substrate temperature at this time was about 530 ° C. The film thickness of the silicon film obtained in this Example 2 was 250 Å.
【0028】これ以外の工程は総て実施例1と全く同じ
工程を経てTFTを作成し、そのトランジスタ特性を測
定した所、ソース・ドレイン電圧Vds=4Vで飽和電流
領域から求めた有効電子移動度μoと捕獲密度Ntは其
々μo=4.0±0.17cm2 /v・sec、Nt=
(7.8±0.15)×1011l/cm2 で有った。又
L=10μm、W=100μmのTFTでVds=4V、
Vgs=10Vでトランジスタをオンさせた時のオン電流
はION=6.24±0.09μA、Vds=4V、Vgs=
0Vでトランジスタをオフさせた時のオフ電流はIOFF
=0.94±0.06pAで有った。TFTs were manufactured through the same steps as those in Example 1 except for the above steps, and the transistor characteristics were measured. As a result, effective electron transfer determined from the saturation current region at the source / drain voltage V ds = 4V. The degree μo and the trap density Nt are respectively μo = 4.0 ± 0.17 cm 2 / v · sec, Nt =
It was (7.8 ± 0.15) × 10 11 l / cm 2 . Also, with a TFT of L = 10 μm and W = 100 μm, V ds = 4V,
The on-current when the transistor is turned on at V gs = 10 V is I ON = 6.24 ± 0.09 μA, V ds = 4 V, V gs =
The OFF current when the transistor is turned off at 0V is I OFF
= 0.94 ± 0.06 pA.
【0029】本発明の一例で有る実施例1と従来技術の
実施例2を比較すると、本発明は従来技術に対して移動
度を30%以上改善し、しかも捕獲密度を10%以上低
減させる事に成功している事が分る。その結果、オン電
流は従来の115%増と大きく増え、且つオフ電流を1
0%近く減少させる事が可能となっている。Comparing Example 1, which is an example of the present invention, with Example 2 of the prior art, the present invention is to improve the mobility by 30% or more and reduce the trap density by 10% or more as compared with the prior art. I know that I was successful. As a result, the on-state current is greatly increased by 115% compared with the conventional one, and the off-state current is 1
It is possible to reduce it by almost 0%.
【0030】(実施例3)チャンネル部シリコン膜を堆
積する工程を除いて、それ以外は総て実施例1と同じ工
程に依りTFTを作成した。従来技術で有る実施例2と
本発明の一例で有る実施例1とでは厳密に言うと、昇温
方法と降温方法の二点が違う為、本実施例3では降温方
法の違いがもたらす結果を示し、本発明の有効性を実証
する。Example 3 A TFT was manufactured by the same steps as in Example 1 except for the step of depositing a channel portion silicon film. Strictly speaking, the second embodiment, which is the prior art, and the first embodiment, which is an example of the present invention, are different in two points of the temperature raising method and the temperature lowering method. Therefore, in the third embodiment, the difference between the temperature lowering methods results. Shown and demonstrate the effectiveness of the present invention.
【0031】本実施例3ではチャンネル部シリコン膜を
堆積するのに本発明の一例で有る実施例1と同じLPC
VD装置を用いたが、降温条件のみが実施例1と異って
いる。チャンネル部シリコン膜堆積に当たり、まず基板
挿入後、真空引き、漏洩検査を施した後、挿入温度の4
00℃から堆積温度の600℃迄昇温する。昇温時間は
二時間で、この間水素3%アルゴン97%のアルゴン水
素混合ガスを700SC CM流し続けた。この時、反応室内
平衡圧力は139mtorrで有った。In the third embodiment, the same LPC as in the first embodiment, which is an example of the present invention, is used for depositing a channel silicon film.
Although a VD device was used, only the temperature lowering condition was different from that of Example 1. In depositing the silicon film on the channel part, first, after inserting the substrate, vacuuming and leak inspection,
The temperature is increased from 00 ° C to 600 ° C which is the deposition temperature. Heating time is two hours, was kept flowing 700 SC CM during this period hydrogen 3% argon 97% argon hydrogen gas mixture. At this time, the equilibrium pressure in the reaction chamber was 139 mtorr .
【0032】昇温期間終了後、直ちに純度99.999
%以上のシランを11.25SCCM反応室に流してシリコ
ン膜を堆積した。シリコン膜堆積中の反応室内平衡圧力
は7.70mtorrで有った。シリコン膜は20分39秒
間反応室にシランを流し続けて堆積された。Immediately after the temperature rising period, the purity is 99.999.
% Or more silane was flown into the 11.25 SCCM reaction chamber to deposit the silicon film. The equilibrium pressure in the reaction chamber during the deposition of the silicon film was 7.70 mtorr . The silicon film was deposited by continuously flowing silane into the reaction chamber for 20 minutes and 39 seconds.
【0033】シリコン膜堆積直後、ヒーター設定温度が
600℃から400℃に変更され、反応室は4分間真空
引きを行なわれた。真空引き終了後3分間マスフロー・
コントローラー内等を窒素で置換し、この間反応室には
純度が99.99%以上の窒素を700SCCM流し続け、
反応室内平衡圧力を約140mtorrに維持していた。そ
の後反応室は純度99.99%以上の窒素に依り大気圧
に戻され、直に基板は取り出された。この時の基板温度
は530℃程度で有った。本実施例2で得られたシリコ
ン膜の膜厚は262オングストロームで有った。Immediately after the deposition of the silicon film, the heater set temperature was changed from 600 ° C. to 400 ° C., and the reaction chamber was evacuated for 4 minutes. Mass flow for 3 minutes after evacuation
The inside of the controller, etc. was replaced with nitrogen, and during this period, 700 SCCM of nitrogen having a purity of 99.99% or more was continuously flown into the reaction chamber,
The equilibrium pressure in the reaction chamber was maintained at about 140 mtorr . After that, the reaction chamber was returned to atmospheric pressure by nitrogen having a purity of 99.99% or more, and the substrate was taken out directly. The substrate temperature at this time was about 530 ° C. The film thickness of the silicon film obtained in Example 2 was 262 Å.
【0034】これ以外の工程は総て実施例1と全く同じ
工程を経てTFTを作成し、そのトランジスタ特性を測
定した所、ソース・ドレイン電圧Vds=4Vで飽和電流
領域から求めた有効電子移動度μoと捕獲密度Ntは其
々μo=5.4±0.09cm2/v・sec、Nt=
(7.9±0.27)×1011l/cm2で有った。又
L=10μm、W=100μmのTFTでVds=4V、
Vgs=10Vでトランジスタをオンさせた時のオン電流
はION=8.89±0.96μA、Vds=4V、Vgs=
0Vでトランジスタをオフさせた時のオフ電流はIOFF
=1.16±0.13pAで有った。TFTs were manufactured through the same steps as in Example 1 except for the above steps, and the transistor characteristics were measured. As a result, effective electron transfer determined from the saturation current region at the source / drain voltage V ds = 4V. The degree μo and the trap density Nt are μo = 5.4 ± 0.09 cm 2 / v · sec and Nt =
It was (7.9 ± 0.27) × 10 11 l / cm 2 . Also, with a TFT of L = 10 μm and W = 100 μm, V ds = 4V,
The on-current when the transistor is turned on at V gs = 10 V is I ON = 8.89 ± 0.96 μA, V ds = 4 V, V gs =
The OFF current when the transistor is turned off at 0V is I OFF
= 1.16 ± 0.13 pA.
【0035】実施例1から実施例3を通じて各基板上ト
ランジスタ5点を測定し、その平均と標準偏差をX±O
nの形式で記述して来た。本発明の一例で有る実施例1
と比較の為に行なわれた実施例3とから移動度は誤差範
囲で一致しているものの、還元性雰囲気下で降温すると
捕獲密度は明らかに減少し、その結果、オン電流は増
え、同時にオフ電流を減ずる事が可能となった。これは
還元性雰囲気下での降温が、堆積シリコン膜中からの水
素離脱を抑制し、捕獲密度の原因となる不対電子対の発
生を最小限に止たからで有る。本発明の有効性を実証す
る物で有る。Throughout Examples 1 to 3, 5 transistors on each substrate were measured, and their average and standard deviation were X ± O.
It has been described in the form of n. Example 1 which is an example of the present invention
Although the mobilities agree with each other within an error range from Example 3 performed for comparison, the trap density is obviously reduced when the temperature is lowered in a reducing atmosphere, and as a result, the on-current is increased and at the same time the off-state is turned off. It became possible to reduce the current. This is because lowering the temperature in a reducing atmosphere suppresses hydrogen desorption from the deposited silicon film and minimizes the generation of unpaired electron pairs that cause trap density. This is a demonstration of the effectiveness of the present invention.
【0036】(実施例4)図3は本発明の一実施例で有
る減圧化学気相堆積装置(LPCVD装置)の概要を示
した図で有るが、本発明が図3に示したLPCVD装置
に限定されるものでは無い。例えば、本発明では縦形ホ
ット・ウォール・タイプを実施例として用いたが、横型
のCVD装置やコールド・ウォール・タイプなどあらゆ
る形式のLPCVD装置に対して有効で有る。(Embodiment 4) FIG. 3 is a diagram showing an outline of a low pressure chemical vapor deposition apparatus (LPCVD apparatus) which is an embodiment of the present invention. The present invention is not limited to the LPCVD apparatus shown in FIG. It is not limited. For example, although the present invention uses the vertical hot wall type as an embodiment, it is effective for all types of LPCVD apparatuses such as a horizontal CVD apparatus and a cold wall type.
【0037】本発明に依るLPCVD装置は主として反
応室301と反応室に隣接した予備室302とから構成
され、反応室301と予備室302との間にはゲート・
バルブ303が設けられて居る。図3に示した状態では
ゲート・バルブ303は開いて居り、基板304は反応
室内に入っている。ゲート・バルブ303が開いた状態
に於いては反応室301はローダー台305に依って密
閉される。予備室302にはガス導入口306が設けら
れて居り、予備室302に水素や水素とヘリウム・窒素
・アルゴン等の不活性ガスとの混合ガス、或いはこれら
不活性ガス単体を予備室302に導入し得る。予備室3
02の排気は真空ポンプ307に依り行なわれる。真空
ポンプとしてはロータリー・ポンプやメカニカル・ブー
スター・ポンプ、ターボ分子ポンプ、ドライポンプ等が
可能で、これらの組み合わせより構成される。真空ポン
プ307と予備室302の間にはゲート・バルブ308
が設けられて居る。The LPCVD apparatus according to the present invention mainly comprises a reaction chamber 301 and a preliminary chamber 302 adjacent to the reaction chamber, and a gate is provided between the reaction chamber 301 and the preliminary chamber 302.
A valve 303 is provided. In the state shown in FIG. 3, the gate valve 303 is open and the substrate 304 is in the reaction chamber. When the gate valve 303 is open, the reaction chamber 301 is sealed by the loader table 305. A gas inlet 306 is provided in the spare chamber 302, and hydrogen or a mixed gas of hydrogen and an inert gas such as helium, nitrogen, or argon, or a single gas of these inert gases is introduced into the spare chamber 302. You can Reserve room 3
The exhaust of 02 is performed by the vacuum pump 307. The vacuum pump can be a rotary pump, a mechanical booster pump, a turbo molecular pump, a dry pump, etc., and is composed of a combination of these. A gate valve 308 is provided between the vacuum pump 307 and the auxiliary chamber 302.
Is provided.
【0038】以下本発明に依るLPCVD装置の操作手
順及び本発明に依るLPCVD装置に依りシリコン膜を
堆積した際に得られる多大なる効果を説明する。The operation procedure of the LPCVD apparatus according to the present invention and the great effects obtained when a silicon film is deposited by the LPCVD apparatus according to the present invention will be described below.
【0039】まず大気開放された予備室302に降りて
いるローダー台305とその上に乗っているボート30
9上に基板304を設置する。この状態ではゲート・バ
ルブ303は閉じられて居り、反応室301内は真空に
維持されている。予備室302が大気開放されている時
は常にゲート・バルブ303は閉じられ、反応室301
内が酸素や水分、ほこり等の大気から汚染されるのを防
いでいる。この時、反応室301を排気する真空排気系
310は運転されて居り、反応室301に水素を3%程
度含む水素・不活性ガスの混合ガスを流し反応室301
内を還元性雰囲気に維持して居く事が好ましい。この時
の反応室内は0.1forrから1forr程度の圧力
に維持され、反応室内温度は400℃程度以上の温度に
保たれている。又この時反応室に流す水素・不活性ガス
の混合ガスに於ける水素濃度は0%から100%迄の間
で任意に設定し得る。但し安全上の理由より、その濃度
は爆発下限界より低い値で、出来る丈高い濃度が好まし
い。First, a loader platform 305 descending into a spare chamber 302 opened to the atmosphere and a boat 30 mounted thereon.
The substrate 304 is placed on the substrate 9. In this state, the gate valve 303 is closed and the inside of the reaction chamber 301 is maintained in vacuum. When the spare chamber 302 is open to the atmosphere, the gate valve 303 is closed and the reaction chamber 301 is closed.
It prevents the inside from being polluted from the atmosphere such as oxygen, water, and dust. At this time, the vacuum evacuation system 310 for evacuating the reaction chamber 301 is in operation, and a mixed gas of hydrogen / inert gas containing about 3% hydrogen is flown into the reaction chamber 301.
It is preferable to maintain a reducing atmosphere inside. At this time, the inside of the reaction chamber is maintained at a pressure of about 0.1 to 1 forr, and the temperature of the reaction chamber is kept at about 400 ° C. or higher. At this time, the hydrogen concentration in the mixed gas of hydrogen and inert gas flowing in the reaction chamber can be arbitrarily set between 0% and 100%. However, for safety reasons, the concentration is lower than the lower explosive limit, and a strong concentration is preferable.
【0040】基板設置後、予備室の扉を閉じ、ゲート・
バルブ308を開き、真空ポンプ307に依り予備室の
排気を行う。予備室の真空引き終了後、予備室へのガス
導入管306より水素・不活性ガスの混合ガスを予備室
に導入し、予備室を還元性雰囲気の真空とする。この時
の水素濃度も爆発下限界を越えぬなるべく高い値が好ま
しい。水素濃度・不活性ガス種等は反応室に流している
前述の混合ガスと同じ物が望まれるが、それに限られる
必要も無い。予備室内の圧力は反応室内の圧力と同等又
は若干低めが好ましい。次にゲート・バルブ303を開
け、基板304を反応室301内に挿入する。(図3の
状態)その後真空引き漏洩検査を施し、昇温期間に入
る。反応室が常時堆積温度に保たれている場合、基板が
堆積温度で熱平衡に達する30分程度でも構わないが、
基板304やボート309からの脱ガスを考慮すると一
時間程度が好ましい。この昇温期間中は実施例1で詳述
した様に反応室を還元性雰囲気に保って居く。After installing the substrate, close the door of the spare room and
The valve 308 is opened, and the vacuum chamber 307 is evacuated by the vacuum pump 307. After the evacuation of the preliminary chamber is completed, a mixed gas of hydrogen and an inert gas is introduced into the preliminary chamber through the gas introduction pipe 306 to the preliminary chamber, and the preliminary chamber is evacuated to a reducing atmosphere. At this time, the hydrogen concentration is preferably as high as possible without exceeding the lower limit of explosion. It is desirable that the hydrogen concentration, the inert gas species, and the like are the same as those of the above-mentioned mixed gas flowing in the reaction chamber, but there is no need to be limited thereto. The pressure in the spare chamber is preferably equal to or slightly lower than the pressure in the reaction chamber. Next, the gate valve 303 is opened, and the substrate 304 is inserted into the reaction chamber 301. (State of FIG. 3) After that, a vacuum drawing leak inspection is performed, and the temperature rising period starts. If the reaction chamber is constantly kept at the deposition temperature, it may take about 30 minutes for the substrate to reach thermal equilibrium at the deposition temperature.
Considering degassing from the substrate 304 and the boat 309, about one hour is preferable. During this heating period, the reaction chamber is kept in a reducing atmosphere as described in detail in Example 1.
【0041】昇温終了後直ちに反応室に所定量の原料ガ
ス及び必要に応じて希釈ガスを導入して、シリコン膜を
堆積する。シリコン膜堆積後、直ちに4分間程度反応室
の真空引きを行ない、未反応の原料ガスが反応室に残留
せぬ様対処する。続いてマスフロー・コントローラ内等
の窒素置換を3分間行なう。この間、反応室と予備室に
は水素・不活性ガス混合ガスを適当量流し続け、両室を
還元性雰囲気の真空に保つ。この時予備室の排気は真空
ポンプ307に依り行なわれ、ゲート・バルブ308は
開いている。Immediately after the temperature rise, a predetermined amount of source gas and, if necessary, a diluent gas are introduced into the reaction chamber to deposit a silicon film. Immediately after the deposition of the silicon film, the reaction chamber is evacuated for about 4 minutes to prevent unreacted source gas from remaining in the reaction chamber. Subsequently, nitrogen replacement in the mass flow controller is performed for 3 minutes. During this time, an appropriate amount of hydrogen / inert gas mixed gas is continuously flown into the reaction chamber and the spare chamber to keep both chambers in a reducing atmosphere vacuum. At this time, the evacuation of the auxiliary chamber is performed by the vacuum pump 307, and the gate valve 308 is open.
【0042】本実施例4ではこの時の水素濃度を水素の
爆発下限界を越えぬ3%としたが、無論この濃度は何%
で有っても構わない。但し高濃度で有る場合、予備室を
大気開放する前に予備室内の水素濃度を爆発下限界以下
にする必要が有る。In the fourth embodiment, the hydrogen concentration at this time is set to 3%, which does not exceed the lower limit of explosion of hydrogen.
It doesn't matter. However, if the concentration is high, it is necessary to make the hydrogen concentration in the auxiliary chamber below the lower explosion limit before opening the auxiliary chamber to the atmosphere.
【0043】又この間の両室の圧力は両室内の気体熱容
量が出来る丈小さくなる様に、低い方が好ましいが、同
時に反応室と予備室の容積を考慮すると数百SCCM以上の
水素・不活性ガス混合ガスを流し続ける必要が有り、こ
れら両者の兼ね合いで定まる。The pressure in both chambers during this period is preferably low so that the gas heat capacity in both chambers is as small as possible, but at the same time, considering the volumes of the reaction chamber and the spare chamber, hydrogen and inert gas of several hundreds SCCM or more are required. It is necessary to keep the gas mixture gas flowing, and it is determined by the balance between these two.
【0044】本実施例4では実施例1と同様水素3%ア
ルゴン97%の水素アルゴン混合ガスを両室に700
SCCM流し続け、両室に付随した自動圧力調整装置を作動
させ両室の圧力を約140mtorr に保った。反応室30
1ではガス導入口が反応室の下部に設置され、排気は上
部よりなされるが、予備室302ではガス導入口306
は予備室上部に設けられ、予備室下部のゲート・バルブ
308を通じて排気されているが、本発明がこのガス導
入口と排気の位置組み合わせに限定される物では無い。In the fourth embodiment, as in the first embodiment, 700% hydrogen-argon mixed gas containing 3% hydrogen and 97% hydrogen is introduced into both chambers.
The SCCM was kept flowing, and the automatic pressure regulators attached to both chambers were activated to maintain the pressure in both chambers at approximately 140 mtorr . Reaction chamber 30
In No. 1, the gas inlet is installed in the lower part of the reaction chamber and exhaust is performed from the upper part.
Is provided in the upper part of the spare chamber and is exhausted through the gate valve 308 in the lower part of the spare chamber, but the present invention is not limited to this position combination of the gas inlet and the exhaust.
【0045】窒素置換終了後、ゲート・バルブ303を
開き、ローダー台305とその上に乗っているボート3
09上の基板304を還元性雰囲気真空の予備室302
に降ろす。この時反応室301壁と基板304は堆積温
度又は堆積温度より若干低い温度で熱平衡に達している
のに対し、予備室は室温で平衡している。その為、両室
の圧力が高く且つ基板を反応室から予備室に降す際の速
度が速いと基板の被る熱衝撃が大きくなり、基板として
通常ガラスを用いた場合、基板が割れて仕舞う。両室が
大気圧の場合、ガラス基板が熱衝撃で割れない為には反
応室301と予備室302間の昇降に45分程度の時間
が必要で有るが、両室が真空の場合、その時間を40分
以下に短縮出来る。本実施例では両室の圧力が140
mtorrで、35分で基板の昇降を行った。After the nitrogen replacement is completed, the gate valve 303 is opened, and the loader base 305 and the boat 3 mounted on the loader base 305.
The substrate 304 on the substrate 09 is placed in a preliminary chamber 302 in a reducing atmosphere vacuum.
Take it down. At this time, the wall of the reaction chamber 301 and the substrate 304 have reached thermal equilibrium at the deposition temperature or a temperature slightly lower than the deposition temperature, while the preliminary chamber is equilibrated at room temperature. Therefore, when the pressure in both chambers is high and the speed at which the substrate is lowered from the reaction chamber to the preparatory chamber is high, the thermal shock applied to the substrate becomes large, and when glass is usually used as the substrate, the substrate is broken. When both chambers are at atmospheric pressure, it takes about 45 minutes to move up and down between the reaction chamber 301 and the auxiliary chamber 302 in order to prevent the glass substrate from being cracked by thermal shock. Can be shortened to 40 minutes or less. In this embodiment, the pressure in both chambers is 140
The substrate was raised and lowered with a mtorr in 35 minutes.
【0046】基板が予備室302内に降りた後、反応室
301と予備室302間のゲート・バルブ303を閉
じ、予備室302内に爆発限界以下の濃度で水素を含む
水素不活性ガス混合気体を流し予備室を大気圧に戻す。
本実施例4では実施例1と同様、水素3%、アルゴン9
7%の水素・アルゴン混合ガスで予備室を大気圧に戻
し、基板の温度を下げた。本実施例4では予備室が室温
で熱平衡している為、還元性雰囲気大気圧下で基板の温
度は10分間の昇温期間後約300℃迄低下した。昇温
期間中予備室302には約1SLMの水素・アルゴン混合
ガスが流されていた。その後予備室は大気開放され、基
板が取り出される。After the substrate is lowered into the preliminary chamber 302, the gate valve 303 between the reaction chamber 301 and the preliminary chamber 302 is closed, and the hydrogen-inert gas mixed gas containing hydrogen in the preliminary chamber 302 at a concentration below the explosion limit. And let the spare chamber return to atmospheric pressure.
In Example 4, as in Example 1, hydrogen 3%, argon 9
The temperature of the substrate was lowered by returning the preliminary chamber to atmospheric pressure with 7% hydrogen / argon mixed gas. In the present Example 4, since the preliminary chamber was in thermal equilibrium at room temperature, the temperature of the substrate was reduced to about 300 ° C. after the temperature rising period of 10 minutes under the reducing atmosphere atmospheric pressure. During the temperature raising period, about 1 SLM of hydrogen / argon mixed gas was being flown into the preparatory chamber 302. After that, the preliminary chamber is opened to the atmosphere and the substrate is taken out.
【0047】以上本実施例4で述べて来た様に本発明の
LPCVD装置を用いると、実施例1で示した良質なシ
リコン膜を作業能率を損なう事無く簡便に堆積出来る。As described above in the fourth embodiment, by using the LPCVD apparatus of the present invention, the good-quality silicon film shown in the first embodiment can be simply deposited without impairing the working efficiency.
【0048】即ち本発明では反応炉内が常に還元性雰囲
気に保たれている為、反応炉内が酸素・水分等に依り汚
染される事無く、脱ガスと堆積温度への熱平衡を得る為
の昇温期間を約一時間短縮し得る。又堆積後室温と熱平
衡に達している予備室を還元性雰囲気下に保ち、この予
備室で基板の温度を下げる事で降温期間を矢張り一時間
以上短縮出来、しかも基板の温度を300℃程度迄下げ
る為、シリコン膜からの水素の離脱確率をより小さくし
得る。又、基板の予備室と反応室間の昇降を真空中で行
う事に依り、昇降速度を速める事が可能となり、基板の
出し入れで約20分の時間が短縮可能となる。この結
果、実施例1に示した様に、従来のLPCVD装置にて
本発明で記述した良質なシリコン膜を形成するのに比べ
て、本実施例4で述べた本発明に依るLPCVD装置を
用いて良質なシリコン膜を形成する場合一バッチあたり
約二時間半の作業時間を短縮出来、大幅に作業能率が上
げられた。That is, in the present invention, since the inside of the reaction furnace is always maintained in a reducing atmosphere, the inside of the reaction furnace is not contaminated by oxygen, moisture, etc., and degassing and thermal equilibrium to the deposition temperature are obtained. The temperature raising period can be shortened by about 1 hour. Also, by keeping the preliminary chamber, which is in thermal equilibrium with the room temperature after deposition, in a reducing atmosphere and lowering the temperature of the substrate in this preliminary chamber, the temperature lowering period can be shortened by one hour or more, and the temperature of the substrate is about 300 ° C. The probability of hydrogen desorption from the silicon film can be further reduced because it is lowered to the maximum. Also, by raising and lowering the substrate between the preliminary chamber and the reaction chamber in a vacuum, the raising and lowering speed can be increased, and the time for loading and unloading the substrate can be shortened by about 20 minutes. As a result, as compared with the case of forming a high-quality silicon film described in the present invention by the conventional LPCVD apparatus as shown in Example 1, the LPCVD apparatus according to the present invention described in Example 4 is used. When forming a high-quality silicon film, the working time per batch can be shortened to about two and a half hours, and the working efficiency is greatly improved.
【0049】加えて、本実施例4で述べた本発明に依る
LPCVD装置では、反応室が大気にさらされる事が無
い為、堆積速度のロット間のバラツキも小さくなり、相
応して、ロット間の膜質、延てはTFTの安定化をも実
現出来た。In addition, in the LPCVD apparatus according to the present invention described in the fourth embodiment, since the reaction chamber is not exposed to the atmosphere, the variation in the deposition rate between lots is small, and accordingly, the lot-to-lot variations are correspondingly. The film quality, and eventually the stabilization of the TFT, was also realized.
【0050】[0050]
【発明の効果】本発明によれば、基板上に能動層となる
シリコン膜を形成する薄膜半導体装置において、基板を
包容する雰囲気を還元性雰囲気下に維持したまま基板温
度を下げることにより、シリコン膜中からの水素原子の
離脱を抑制し、不対電子対の発生を少なくすることが可
能となり、良好な薄膜半導体装置を製造することが可能
である。According to the present invention, in a thin film semiconductor device in which a silicon film serving as an active layer is formed on a substrate, the temperature of the substrate is lowered by keeping the atmosphere containing the substrate under a reducing atmosphere, thereby reducing the silicon temperature. It is possible to suppress the release of hydrogen atoms from the film, reduce the generation of unpaired electron pairs, and manufacture a good thin film semiconductor device.
【0051】[0051]
【0052】この様に本発明に依り、良好な薄膜半導体
装置を作業能率良く、安定的に製造する事が可能とな
り、LSIの集積化やTFTを用いた液晶ディスプレイ
の高性能化や低価格化をもたらすと云う多大な効果を有
する。As described above, according to the present invention, a good thin film semiconductor device can be manufactured with good work efficiency and in a stable manner, and high performance and low cost of LSI integration and liquid crystal display using TFTs can be achieved. It has a great effect of bringing about.
【図1】(a)〜(e)は本発明の一実施例を示すシリ
コン薄膜半導体装置製造の各工程に於ける素子断面図。1A to 1E are cross-sectional views of elements in respective steps of manufacturing a silicon thin film semiconductor device showing an embodiment of the present invention.
【図2】本発明の実施例で用いた従来型のLPCVD装
置の概要を示す図。FIG. 2 is a diagram showing an outline of a conventional LPCVD apparatus used in an example of the present invention.
【図3】本発明に依るLPCVD装置の概要を示す図。FIG. 3 is a diagram showing an outline of an LPCVD apparatus according to the present invention.
101 基板 102 下地保護膜 103 ソース・ドレイン領域 104 シリコン膜 105 チャンネル部シリコン膜 106 ゲート絶縁膜 107 ゲート電極 108 層間絶縁膜 109 ソース・ドレイン取り出し電極 201 反応室 202 基板 203 ヒーター 204 ロータリー・ポンプ 205 メカニカル・ブースター・ポンプ 301 反応室 302 予備室 303 ゲート・バルブ 304 基板 305 ローダー台 306 ガス導入口 307 真空ポンプ 308 ゲート・バルブ 309 ボート 310 真空排気系 101 substrate 102 Base protection film 103 source / drain region 104 Silicon film 105 channel silicon film 106 gate insulating film 107 gate electrode 108 Interlayer insulating film 109 Source / drain extraction electrode 201 Reaction chamber 202 substrate 203 heater 204 rotary pump 205 mechanical booster pump 301 Reaction chamber 302 spare room 303 Gate valve 304 substrate 305 loader stand 306 gas inlet 307 vacuum pump 308 Gate valve 309 boat 310 Vacuum exhaust system
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H01L 29/786 H01L 21/336 H01L 21/205 C23C 16/24 ─────────────────────────────────────────────────── ─── Continuation of the front page (58) Fields surveyed (Int.Cl. 7 , DB name) H01L 29/786 H01L 21/336 H01L 21/205 C23C 16/24
Claims (3)
法において、反応室内に基板を挿入して、堆積温度まで
昇温させ、前記堆積温度に到達後、前記基板にシリコン
膜を減圧化学気相堆積法(LPCVD法)により堆積
し、前記堆積温度から所定の温度まで水素雰囲気にて降
温させることを特徴とする半導体装置の製造方法。1. A method of manufacturing a semiconductor device having a silicon thin film, wherein a substrate is inserted into a reaction chamber, the temperature is increased to a deposition temperature, and after reaching the deposition temperature, a silicon film is deposited on the substrate under reduced pressure chemical vapor deposition. Method (LPCVD method), and lowering the temperature from the deposition temperature to a predetermined temperature in a hydrogen atmosphere, the method for manufacturing a semiconductor device.
法において、反応室内に基板を挿入して、堆積温度まで
昇温させ、前記堆積温度に到達後、前記基板にシリコン
膜を減圧化学気相堆積法(LPCVD法)により堆積
し、前記基板を前記堆積温度から所定の温度まで不活性
気体と水素との混合雰囲気にて降温させることを特徴と
する半導体装置の製造方法。2. A method of manufacturing a semiconductor device having a silicon thin film, wherein a substrate is inserted into a reaction chamber, the temperature is raised to a deposition temperature, and after reaching the deposition temperature, a silicon film is deposited on the substrate under reduced pressure chemical vapor deposition. Method (LPCVD method), and lowering the temperature of the substrate from the deposition temperature to a predetermined temperature in a mixed atmosphere of an inert gas and hydrogen, a method of manufacturing a semiconductor device.
法において、反応室内に基板を挿入して、堆積温度まで
昇温させ、前記堆積温度に到達後、前記基板にシリコン
膜を減圧化学気相堆積法(LPCVD法)により堆積
し、前記基板を前記堆積時の圧力から大気圧まで還元性
雰囲気にて戻すと共に、前記堆積温度から所定の温度ま
で還元性雰囲気にて降温させることを特徴とする半導体
装置の製造方法。3. A method for manufacturing a semiconductor device having a silicon thin film, wherein a substrate is inserted into a reaction chamber, the temperature is raised to a deposition temperature, and after reaching the deposition temperature, a silicon film is deposited on the substrate under reduced pressure chemical vapor deposition. Method (LPCVD method), the substrate is returned from the deposition pressure to the atmospheric pressure in a reducing atmosphere, and the temperature is lowered from the deposition temperature to a predetermined temperature in the reducing atmosphere. Device manufacturing method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001110438A JP3433736B2 (en) | 2001-04-09 | 2001-04-09 | Method for manufacturing semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001110438A JP3433736B2 (en) | 2001-04-09 | 2001-04-09 | Method for manufacturing semiconductor device |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP25933891A Division JP3254698B2 (en) | 1991-10-07 | 1991-10-07 | Method for manufacturing thin film semiconductor device |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002363858A Division JP2003179075A (en) | 2002-12-16 | 2002-12-16 | Low pressure chemical vapor deposition equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002016083A JP2002016083A (en) | 2002-01-18 |
| JP3433736B2 true JP3433736B2 (en) | 2003-08-04 |
Family
ID=18962204
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001110438A Expired - Lifetime JP3433736B2 (en) | 2001-04-09 | 2001-04-09 | Method for manufacturing semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3433736B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4773101B2 (en) * | 2005-01-12 | 2011-09-14 | 株式会社日立製作所 | Manufacturing method of semiconductor device |
-
2001
- 2001-04-09 JP JP2001110438A patent/JP3433736B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JP2002016083A (en) | 2002-01-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4466775B2 (en) | Method for manufacturing thin film semiconductor device | |
| US5510146A (en) | CVD apparatus, method of forming semiconductor film, and method of fabricating thin-film semiconductor device | |
| WO2004079826A1 (en) | Method for manufacturing thin film transistor, display, and electronic device | |
| WO1997047046A1 (en) | Method for manufacturing thin film transistor, liquid crystal display and electronic device both produced by the method | |
| US6130118A (en) | Plasma reaction apparatus and plasma reaction | |
| CN100487878C (en) | Method of fabricating semiconductor device and semiconductor fabricated by the same method | |
| JPH04218928A (en) | Thin film semiconductor device and manufacture thereof, and method for depositing silicon thin film | |
| JP3433736B2 (en) | Method for manufacturing semiconductor device | |
| JP4258476B2 (en) | Method for manufacturing thin film semiconductor device | |
| JP3254698B2 (en) | Method for manufacturing thin film semiconductor device | |
| JP3443909B2 (en) | Semiconductor film forming method, semiconductor device manufacturing method, and semiconductor device | |
| JP3539429B2 (en) | Method for manufacturing thin film semiconductor device and reduced pressure chemical vapor deposition apparatus | |
| JP2003179075A (en) | Low pressure chemical vapor deposition equipment | |
| JP3284414B2 (en) | Method for manufacturing thin film semiconductor device | |
| JP2001230419A (en) | Method and apparatus for manufacturing liquid crystal display device and liquid crystal display device | |
| JPH05129202A (en) | Thin film semiconductor device and its manufacture and silicon film | |
| JP3430565B2 (en) | Thin film semiconductor device and method of manufacturing the same | |
| JP2003178990A (en) | Substrate heat treatment method, semiconductor device manufacturing method, chemical vapor deposition method, and display | |
| JP4023367B2 (en) | Semiconductor film forming method and semiconductor film manufacturing method | |
| JP3038898B2 (en) | Method for manufacturing thin film semiconductor device | |
| JP3203772B2 (en) | Semiconductor film forming method and thin film semiconductor device manufacturing method | |
| JP3530540B2 (en) | Method for manufacturing thin film semiconductor device | |
| JPH10223913A (en) | Method for manufacturing thin film semiconductor device | |
| JP2004241784A (en) | Method for manufacturing thin film transistor | |
| JP2010153911A (en) | Method of manufacturing polycrystalline silicon |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20030430 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080530 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090530 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100530 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110530 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120530 Year of fee payment: 9 |
|
| EXPY | Cancellation because of completion of term | ||
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120530 Year of fee payment: 9 |