Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3562841B2 - Semiconductor device - Google Patents
[go: Go Back, main page]

JP3562841B2 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP3562841B2
JP3562841B2 JP25003394A JP25003394A JP3562841B2 JP 3562841 B2 JP3562841 B2 JP 3562841B2 JP 25003394 A JP25003394 A JP 25003394A JP 25003394 A JP25003394 A JP 25003394A JP 3562841 B2 JP3562841 B2 JP 3562841B2
Authority
JP
Japan
Prior art keywords
semiconductor film
semiconductor
film
compound semiconductor
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP25003394A
Other languages
Japanese (ja)
Other versions
JPH0888406A (en
Inventor
明彦 吉川
正和 小林
吉田  孝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
New Japan Radio Co Ltd
Original Assignee
New Japan Radio Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by New Japan Radio Co Ltd filed Critical New Japan Radio Co Ltd
Priority to JP25003394A priority Critical patent/JP3562841B2/en
Publication of JPH0888406A publication Critical patent/JPH0888406A/en
Application granted granted Critical
Publication of JP3562841B2 publication Critical patent/JP3562841B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Led Devices (AREA)
  • Semiconductor Lasers (AREA)

Description

【0001】
【産業上の利用分野】
本発明は、異なる種類のII−VI族化合物半導体膜を積層した半導体装置に係り、特に異なる該両II−VI族化合物半導体膜のヘテロ界面に起因する問題を解決した半導体装置に関するものである。
【0002】
【従来の技術】
II−VI族化合物半導体は、短波長(青色)発光ダイオードやレーザダイオードなどの発光素子を構成する材料として有望である。このII−VI族化合物半導体のうち、例えばp型のセレン化亜鉛(ZnSe)化合物半導体膜2は、素子の一部を構成するように砒化ガリウム(GaAs)からなる基板1の上面に形成されるが、このp型のセレン化亜鉛化合物半導体膜2に電極を被着させる必要のあるとき、図5に示すように、そこに直接的に金(Au)3を被着させると、そのp型のセレン化亜鉛化合物半導体膜のキャリア濃度を高くすることが困難(最大濃度は1×1017cm−3程度)であるに起因して、p型のセレン化亜鉛化合物半導体膜2と金3との界面がオーミック接触とならず、素子特性が低下する。
【0003】
そこで、図6に示すように、金属電極とオーミック接触できる半導体であるp型のテルル化亜鉛(ZnTe)化合物半導体膜(最大濃度は1×1018cm−3程度)4をp型のセレン化亜鉛化合物半導体膜2の上面に形成し、そのp型のテルル化亜鉛化合物半導体膜4の上面に金3を被着させることが検討された。
【0004】
【発明が解決しようとする課題】
ところが、上記構造では、p型のセレン化亜鉛化合物半導体膜2とp型のテルル化亜鉛化合物半導体膜4とのヘテロ界面において、両者の格子定数の差、つまり結晶構造の違いによって、格子不整(結晶歪)が発生してこれが上層のp型のテルル化亜鉛化合物半導体膜4の結晶成長に悪影響を与えて、キャリア濃度の高い半導体膜を形成することができなくなり、金3に対して所望のオーミック接触を得ることが困難となる。また、下部のp形セレン化亜鉛化合物半導体膜2も欠陥が生じ、素子特性に悪影響を与える。さらに、接合界面(ヘテロ界面)にその接合に伴うバンド不連続による電位障壁が発生するので、この点からも素子特性の向上が困難となる。
【0005】
以上のことは、p型のセレン化亜鉛化合物半導体膜2とp型のテルル化亜鉛化合物半導体膜4のヘテロ界面のみでなく、結晶構造の異なった種類のII−VI族化合物半導体を接合させた場合のヘテロ界面に同様に発生する問題である。
【0006】
本発明は以上の点に鑑みてなされたものであって、その目的は、以上のような格子不整による格子欠陥の問題点、およびバンド不連続による電位障壁発生の問題を解決した半導体装置を提供することである。
【0007】
【課題を解決するための手段】
このために本発明は、基板の上面にII−VI族化合物からなる第1の半導体膜を形成し、II−VI族化合物からなり上記第1の半導体膜よりもキャリア濃度の高い第2の半導体膜を上記第1の半導体膜の上面に形成した半導体装置において、上記第1の半導体膜と上記第2の半導体膜との間に、III −VI族の層状半導体からなる第3の半導体膜を介在させて構成した。
【0008】
本発明では、上記第1、第2の半導体膜がp型であることが望ましい。
【0009】
また本発明では、上記第1又は上記第2の半導体膜が、マグネシウム、水銀、亜鉛、カドミウムから選択した1又は2以上の元素と、硫黄、セレン、テルルから選択した1又は2以上の元素とを化合させた2元以上の混晶化合物からなることが望ましい。
【0010】
さらに本発明では、上記第3の半導体膜が、インジウム、ガリウム、アルミニウムから選ばれた1又は2以上の元素と、セレン、テルル、硫黄から選ばれた1又は2以上の元素からなり、III 族元素の原子数とVI族元素の原子数がほぼ1:1である半導体膜であることが望ましい。
【0011】
【作用】
本発明では、層状半導体からなる第3の半導体膜が、その膜自体がファンデルワース力で結合しており、第1、第2の半導体膜に対してもファンデルワース力で結合するので、第1、第2の半導体膜の結晶歪が緩和されて格子欠陥が抑制される。また、バンド不連続に起因する電気的障壁も低減され素子特性が改善される。
【0012】
【実施例】
以下、本発明の実施例を説明する。図1はその一実施例の半導体装置の断面を示す図である。前述の図3〜4に示したものと同一のものには同一の符号を付した。本実施例では、図1に示すように、p型のセレン化亜鉛化合物半導体膜2(第1の半導体膜)とp型のテルル化亜鉛化合物半導体膜4(第2の半導体膜)との間に、層状半導体膜5(第3の半導体膜)を設けている。この層状半導体膜5は、セレン化ガリウム(GaSe)からなるものであって、内部構造が層状構造でなり、原子結合が通常の単結晶構造である共有結合やイオン結合とは異なって、ファンデルワース力による結合となっているものである。
【0013】
したがって、この層状半導体膜5とp型のセレン化亜鉛化合物半導体膜2との間、およびp型のテルル化亜鉛化合物半導体膜4との間の結合も、ファンデルワース力による結合となる。このため、p型のセレン化亜鉛化合物半導体膜2とp型のテルル化亜鉛化合物半導体膜4との間の結晶構造の違いに基づく格子不整の問題が緩和され、p型のテルル化亜鉛化合物半導体膜4の結晶性に与える悪影響が緩和される。また、バンド不連続による電位障壁も低減され、素子特性が改善される。
【0014】
図2は図1に示す半導体装置の成長方法の説明図である。ここでは分子線エピタキシャル装置を使用する場合について説明する。11はチャンバ(成長室)、12は超高真空排気ポンプ、13は基板ホルダ、14は基板(図1の符号1で示す基板)、15は成長を行なう材料の構成原子数(ここでは、Zn、Se、Te、Gaの4つを使用するが、図1では2個のみを示した。)だけ設けられる分子線源、16は各分子線源15のシャッタ、17は高周波ラジカルビーム源、18はドーパント用ボンベ、19はマスフローコントローラである。
【0015】
成長は次の手順で行なう。
(1).まず、化合物であるZnSe、ZnTe、GaSeの原料となる亜鉛(Zn)、セレン(Se)、テルル(Te)、ガリウム(Ga)を個別に分子線源15に充填する。
【0016】
(2).基板14を洗浄した後、基板ホルダ13に装着し、チャンバ11内を超高真空(10−9Torr程度)まで排気ポンプ12で排気してから、各分子線源15を適当な分子線強度が得られるように加熱する。この間、シャッタ16は全部を閉じておき、分子線が基板14に到達しないようにする。
【0017】
(3).次に、基板14の表面酸化膜(保護膜として使用したもの)が除去できる温度(600℃程度)まで基板14を加熱し、その表面酸化膜を蒸発排気して表面[100]を清浄化する。この後、基板14の温度を適切な成長温度まで低下させる。ここでは、250℃程度とする。
【0018】
(4).次にドーピング行なうときは、ドーパント用ボンベ18からドーパントガス(窒素N )を、適当な流量が得られるよう、マスフローコントローラ19により調整し、高周波ラジカルビーム源17に導入する。そして、ラジカルビームを適当な出力(300W程度)で照射する。
【0019】
(5).この後、図1に示す成長構造が得られるように、シャッタ16を順次開閉して成長を行なう。ここでは、まずZnとSeの分子線源15のシャッタ16を同時に開きZnSe膜を成長させる。ここで窒素をドーピングさせるので、窒素のラジカルビームをラジカルビーム源17から照射する。必要な膜厚が得られる時間の経過後、開けたシャッタ16を閉じる。
【0020】
(6).次に、GaとSeの分子線源15のシャッタ16を同時に開きGaSe膜を成長させる。ここではドーピングさせないので、ラジカルビームをラジカルビーム源17から照射しない。必要な膜厚が得られる時間の経過後、開けたシャッタ16を閉じる。
【0021】
(7).最後に、ZnとTeの分子線源15のシャッタ16を同時に開きZnTe膜を成長させる。ここでも窒素をドーピングさせるので、ラジカルビームをラジカルビーム源17から照射する。必要な膜厚が得られる時間の経過後、開けたシャッタ16を閉じる。
【0022】
以上の実施例によって成長させた資料のX線回折結果は、従来の技術で成長させたものに比べて、図3に示すように、良好な結晶性が得られた。本実施例によったものの方が強度が鋭くなっている。また、I−V(電流電圧)特性測定においても、図4に示すように、本実施例によるものの方が立ち上がり電圧が低くなり、損失が少なくなっている。
【0023】
なお、以上の実施例において、基板1、14はGaAsに限られるものではなく、ZnSe基板、またはそれと格子定数の近い基板、その他が使用できる。
【0024】
また、層状半導体膜5(第3の半導体膜)としては、GaSeに限られるものではなく、III 族原子の原子数とVI族原子(カルコゲン原子)の原子数がほぼ1:1の割合で含まれるものであれば良い。例えば、VI族原子であるセレン(Se)、硫黄(S)、テルル(Te)等のうちから選択した1種又は2種以上と、III 族原子であるインジウム(In)、ガリウム(Ga)、アルミニウム(Al)から選択した1又は2種以上とを、III 族原子の原子数の割合が1、VI族原子の原子数の割合も1とした層状半導体膜であれば良い。
【0025】
更に、基板の上面に成長されるII−VI族化合物半導体膜(第1、第2の半導体膜)としては、ZnSe、ZnTeに限られるものではない。II族元素であるマグネシウム(Mg)、水銀(Hg)、亜鉛(Zn)、カドミウム(Cd)から選択した1又は2以上と、VI族元素である硫黄(S)、セレン(Se)、テルル(Te)から選択した1又は2以上とを化合させた2元混晶、あるいは3元以上の混晶、例えばZnSSe(3元混晶)、ZnCdSSe(4元混晶)であっても適用できる。ただし、層状半導体膜(第3の半導体膜)の上層を構成するII−VI族化合物半導体膜(第2の半導体膜)はZnTeのようにキャリア濃度を高くすることができる化合物半導体である必要がある。Teを含ませるとキャリア濃度を高くすることができる。
【0026】
なお、本発明を実施する成長方法は、分子線エピタキシャル(MBE)法に限られるものではなく、気相成長(VPE)法、液相成長(LPE)法でも適用できるものである。
【0027】
【発明の効果】
以上から本発明によれば、基板上に形成したキャリア濃度の低いII−VI族化合物半導体からなる第1の半導体膜の上層に層状半導体からなる第3の半導体膜、キャリア濃度の高いII−VI族化合物半導体からなる第2の半導体膜を順次形成した構造であるので、第3の半導体膜と第1、第2の半導体膜との界面がファンデルワース力で結合され、格子欠陥やバンド不連続による素子特性劣化を改善することができるという利点がある。
【図面の簡単な説明】
【図1】本発明の一実施例の半導体装置の構造を示す断面図である。
【図2】図2に示す半導体装置の製造装置の概略構成を示す説明図である。
【図3】本実施例による資料と従来の資料のX線回折特性図である。
【図4】本実施例による資料と従来の資料のI−V特性図である。
【図5】p型ZnSe化合物半導体膜に電極を被着した半導体装置の構造を示す断面図である。
【図6】p型ZnSe化合物半導体膜にp型ZnTe化合物半導体膜を介して電極を被着した半導体装置の構造を示す断面図である。
【符号の説明】
1:基板、2:p型のセレン化亜鉛化合物半導体膜(第1の半導体膜)、3:p型のテルル化亜鉛化合物半導体膜(第2の半導体膜)、4:電極金属、5:GaSeの層状半導体膜(第3の半導体膜)、
11:チャンバ、12:排気ポンプ、13:基板ホルダ、14:基板、15:分子線源、16:シャッタ、17:高周波ラジカルビーム源、18:ドーパント用ボンベ、19:マスフローコントローラ。
[0001]
[Industrial applications]
The present invention relates to a semiconductor device in which different types of II-VI compound semiconductor films are stacked, and more particularly to a semiconductor device which solves a problem caused by a hetero interface between the two different II-VI compound semiconductor films.
[0002]
[Prior art]
II-VI compound semiconductors are promising as materials for forming light-emitting elements such as short-wavelength (blue) light-emitting diodes and laser diodes. Among the II-VI compound semiconductors, for example, a p-type zinc selenide (ZnSe) compound semiconductor film 2 is formed on the upper surface of a substrate 1 made of gallium arsenide (GaAs) so as to constitute a part of the element. However, when an electrode needs to be deposited on the p-type zinc selenide compound semiconductor film 2, as shown in FIG. 5, when gold (Au) 3 is directly deposited thereon, Is difficult to increase the carrier concentration of the zinc selenide compound semiconductor film (the maximum concentration is about 1 × 10 17 cm −3 ), the p-type zinc selenide compound semiconductor film 2 and the gold 3 Does not make ohmic contact, and the device characteristics deteriorate.
[0003]
Therefore, as shown in FIG. 6, a p-type zinc telluride (ZnTe) compound semiconductor film (maximum concentration is about 1 × 10 18 cm −3 ) 4 that is a semiconductor that can make ohmic contact with a metal electrode is converted into p-type selenide. It has been studied to form it on the upper surface of the zinc compound semiconductor film 2 and to deposit gold 3 on the upper surface of the p-type zinc telluride compound semiconductor film 4.
[0004]
[Problems to be solved by the invention]
However, in the above structure, at the hetero interface between the p-type zinc selenide compound semiconductor film 2 and the p-type zinc telluride compound semiconductor film 4, a lattice irregularity (due to a difference in lattice constant between the two, that is, a difference in crystal structure). Crystal strain) occurs, which adversely affects the crystal growth of the upper p-type zinc telluride compound semiconductor film 4, making it impossible to form a semiconductor film having a high carrier concentration. Obtaining ohmic contact becomes difficult. In addition, defects also occur in the lower p-type zinc selenide compound semiconductor film 2, which adversely affects device characteristics. Further, since a potential barrier is generated at the junction interface (heterointerface) due to band discontinuity accompanying the junction, it is difficult to improve the device characteristics from this point as well.
[0005]
What has been described above is that not only the heterointerface between the p-type zinc selenide compound semiconductor film 2 and the p-type zinc telluride compound semiconductor film 4 but also II-VI group compound semiconductors having different crystal structures are joined. This is a problem that also occurs at the hetero interface in the case.
[0006]
The present invention has been made in view of the above points, and an object of the present invention is to provide a semiconductor device which has solved the above-described problems of lattice defects due to lattice irregularities and the problem of potential barrier generation due to band discontinuity. It is to be.
[0007]
[Means for Solving the Problems]
For this purpose, the present invention forms a first semiconductor film made of a group II-VI compound on an upper surface of a substrate, and forms a second semiconductor film made of a group II-VI compound with a higher carrier concentration than the first semiconductor film. In a semiconductor device having a film formed on an upper surface of the first semiconductor film, a third semiconductor film made of a group III-VI layered semiconductor is interposed between the first semiconductor film and the second semiconductor film. It was configured with intervening.
[0008]
In the present invention, it is preferable that the first and second semiconductor films are p-type.
[0009]
In the present invention, the first or second semiconductor film may include one or more elements selected from magnesium, mercury, zinc, and cadmium, and one or more elements selected from sulfur, selenium, and tellurium. It is desirable to consist of a mixed crystal compound of two or more compounds obtained by combining
[0010]
Further, in the present invention, the third semiconductor film is made of one or more elements selected from indium, gallium, and aluminum, and one or more elements selected from selenium, tellurium, and sulfur; A semiconductor film in which the number of atoms of the element and the number of atoms of the group VI element are approximately 1: 1 is desirable.
[0011]
[Action]
In the present invention, since the third semiconductor film made of a layered semiconductor is bonded by van der Waals force itself and is also bonded to the first and second semiconductor films by Van der Waals force, Crystal distortion of the first and second semiconductor films is relaxed, and lattice defects are suppressed. Further, the electric barrier caused by the band discontinuity is reduced, and the device characteristics are improved.
[0012]
【Example】
Hereinafter, examples of the present invention will be described. FIG. 1 is a diagram showing a cross section of a semiconductor device according to one embodiment. The same components as those shown in FIGS. 3 and 4 are denoted by the same reference numerals. In the present embodiment, as shown in FIG. 1, between a p-type zinc selenide compound semiconductor film 2 (first semiconductor film) and a p-type zinc telluride compound semiconductor film 4 (second semiconductor film). Is provided with a layered semiconductor film 5 (third semiconductor film). The layered semiconductor film 5 is made of gallium selenide (GaSe), has an internal structure of a layered structure, and differs from a covalent bond or an ionic bond in which an atomic bond is a normal single crystal structure. It is a connection by the Worth force.
[0013]
Therefore, the bond between the layered semiconductor film 5 and the p-type zinc selenide compound semiconductor film 2 and the bond between the p-type zinc telluride compound semiconductor film 4 are also formed by Van der Waals force. For this reason, the problem of lattice misalignment due to the difference in crystal structure between the p-type zinc selenide compound semiconductor film 2 and the p-type zinc telluride compound semiconductor film 4 is reduced, and the p-type zinc telluride compound semiconductor The adverse effect on the crystallinity of the film 4 is reduced. In addition, a potential barrier due to band discontinuity is reduced, and device characteristics are improved.
[0014]
FIG. 2 is an explanatory diagram of a method of growing the semiconductor device shown in FIG. Here, a case where a molecular beam epitaxial apparatus is used will be described. Reference numeral 11 denotes a chamber (growth chamber), 12 denotes an ultra-high vacuum evacuation pump, 13 denotes a substrate holder, 14 denotes a substrate (substrate indicated by reference numeral 1 in FIG. 1), and 15 denotes the number of constituent atoms of the material to be grown (here, Zn). , Se, Te, and Ga are used, but only two are shown in FIG. 1). Only 16 molecular beam sources are provided, 16 is a shutter of each molecular beam source 15, 17 is a high-frequency radical beam source, 18 is a high-frequency radical beam source. Is a dopant cylinder and 19 is a mass flow controller.
[0015]
The growth is performed in the following procedure.
(1). First, zinc (Zn), selenium (Se), tellurium (Te), and gallium (Ga), which are the raw materials of the compounds ZnSe, ZnTe, and GaSe, are individually charged into the molecular beam source 15.
[0016]
(2). After cleaning the substrate 14, the substrate 14 is mounted on the substrate holder 13, and the inside of the chamber 11 is evacuated to an ultrahigh vacuum (about 10 −9 Torr) by the exhaust pump 12. Heat to obtain. During this time, the shutter 16 is entirely closed to prevent the molecular beam from reaching the substrate 14.
[0017]
(3). Next, the substrate 14 is heated to a temperature (about 600 ° C.) at which a surface oxide film (used as a protective film) of the substrate 14 can be removed, and the surface oxide film is evaporated and exhausted to clean the surface [100]. . After that, the temperature of the substrate 14 is lowered to an appropriate growth temperature. Here, the temperature is about 250 ° C.
[0018]
(4). Next, when performing doping, the dopant gas (nitrogen N 2 ) is adjusted by the mass flow controller 19 so as to obtain an appropriate flow rate from the dopant cylinder 18 and is introduced into the high-frequency radical beam source 17. Then, a radical beam is irradiated with an appropriate output (about 300 W).
[0019]
(5). Thereafter, the shutter 16 is sequentially opened and closed to perform growth so as to obtain the growth structure shown in FIG. Here, the shutter 16 of the molecular beam source 15 of Zn and Se is simultaneously opened to grow a ZnSe film. Here, since nitrogen is doped, a radical beam of nitrogen is irradiated from the radical beam source 17. After a lapse of time to obtain a required film thickness, the opened shutter 16 is closed.
[0020]
(6). Next, the shutter 16 of the molecular beam source 15 of Ga and Se is simultaneously opened to grow a GaSe film. Here, since no doping is performed, the radical beam is not irradiated from the radical beam source 17. After a lapse of time to obtain a required film thickness, the opened shutter 16 is closed.
[0021]
(7). Finally, the shutter 16 of the Zn and Te molecular beam source 15 is simultaneously opened to grow a ZnTe film. Here, since nitrogen is also doped, the radical beam is irradiated from the radical beam source 17. After a lapse of time to obtain a required film thickness, the opened shutter 16 is closed.
[0022]
The results of X-ray diffraction of the material grown according to the above-described example showed better crystallinity than that of the material grown according to the prior art, as shown in FIG. According to the present embodiment, the strength is sharper. Also in the IV (current-voltage) characteristic measurement, as shown in FIG. 4, the one according to the present embodiment has a lower rising voltage and a smaller loss.
[0023]
In the above embodiment, the substrates 1 and 14 are not limited to GaAs, but may be a ZnSe substrate, a substrate having a lattice constant close thereto, or the like.
[0024]
Further, the layered semiconductor film 5 (third semiconductor film) is not limited to GaSe, but includes a group III atom and a VI group (chalcogen) atom in a ratio of approximately 1: 1. Anything that is acceptable. For example, one or more selected from selenium (Se), sulfur (S), tellurium (Te) and the like which are group VI atoms, and indium (In) and gallium (Ga) which are group III atoms. One or more selected from aluminum (Al) may be a layered semiconductor film in which the ratio of the number of Group III atoms is 1 and the ratio of the number of Group VI atoms is also 1.
[0025]
Further, the II-VI compound semiconductor films (first and second semiconductor films) grown on the upper surface of the substrate are not limited to ZnSe and ZnTe. One or more elements selected from the group II elements magnesium (Mg), mercury (Hg), zinc (Zn) and cadmium (Cd), and the group VI elements sulfur (S), selenium (Se), tellurium ( The present invention can be applied to a binary mixed crystal obtained by combining one or two or more selected from Te) or a ternary mixed crystal such as ZnSSe (ternary mixed crystal) or ZnCdSSe (quaternary mixed crystal). However, the II-VI compound semiconductor film (second semiconductor film) constituting the upper layer of the layered semiconductor film (third semiconductor film) needs to be a compound semiconductor such as ZnTe which can increase the carrier concentration. is there. When Te is contained, the carrier concentration can be increased.
[0026]
The growth method for implementing the present invention is not limited to the molecular beam epitaxy (MBE) method, but can be applied to a vapor phase epitaxy (VPE) method and a liquid phase epitaxy (LPE) method.
[0027]
【The invention's effect】
As described above, according to the present invention, the third semiconductor film made of a layered semiconductor is formed on the first semiconductor film made of a II-VI compound semiconductor having a low carrier concentration formed on a substrate, and the II-VI having a high carrier concentration is formed on the first semiconductor film. Since the second semiconductor film made of a group III compound semiconductor is sequentially formed, the interface between the third semiconductor film and the first and second semiconductor films is coupled by van der Waals force, and lattice defects and band defects are generated. There is an advantage that deterioration of device characteristics due to continuation can be improved.
[Brief description of the drawings]
FIG. 1 is a sectional view showing a structure of a semiconductor device according to one embodiment of the present invention.
FIG. 2 is an explanatory diagram illustrating a schematic configuration of a manufacturing device of the semiconductor device illustrated in FIG. 2;
FIG. 3 is an X-ray diffraction characteristic diagram of a material according to the present embodiment and a conventional material.
FIG. 4 is an IV characteristic diagram of a material according to the present embodiment and a conventional material.
FIG. 5 is a cross-sectional view showing a structure of a semiconductor device in which an electrode is attached to a p-type ZnSe compound semiconductor film.
FIG. 6 is a cross-sectional view illustrating a structure of a semiconductor device in which an electrode is attached to a p-type ZnSe compound semiconductor film via a p-type ZnTe compound semiconductor film.
[Explanation of symbols]
1: substrate, 2: p-type zinc selenide compound semiconductor film (first semiconductor film), 3: p-type zinc telluride compound semiconductor film (second semiconductor film), 4: electrode metal, 5: GaSe Layered semiconductor film (third semiconductor film),
11: chamber, 12: exhaust pump, 13: substrate holder, 14: substrate, 15: molecular beam source, 16: shutter, 17: high-frequency radical beam source, 18: dopant cylinder, 19: mass flow controller.

Claims (4)

基板の上面にII−VI族化合物からなる第1の半導体膜を形成し、II−VI族化合物からなり上記第1の半導体膜よりもキャリア濃度の高い第2の半導体膜を上記第1の半導体膜の上面に形成した半導体装置において、
上記第1の半導体膜と上記第2の半導体膜との間に、III −VI族の層状半導体からなる第3の半導体膜を介在させたことを特徴とする半導体装置。
A first semiconductor film made of a II-VI compound is formed on the upper surface of the substrate, and a second semiconductor film made of a II-VI compound and having a higher carrier concentration than the first semiconductor film is replaced with the first semiconductor film. In the semiconductor device formed on the upper surface of the film,
A semiconductor device, wherein a third semiconductor film made of a group III-VI layered semiconductor is interposed between the first semiconductor film and the second semiconductor film.
上記第1、第2の半導体膜がp型であることを特徴とする請求項1に記載の半導体装置。2. The semiconductor device according to claim 1, wherein said first and second semiconductor films are p-type. 上記第1又は上記第2の半導体膜が、マグネシウム、水銀、亜鉛、カドミウムから選択した1又は2以上の元素と、硫黄、セレン、テルルから選択した1又は2以上の元素とを化合させた2元以上の混晶化合物からなることを特徴とする請求項1又は2に記載の半導体装置。The first or second semiconductor film is obtained by combining one or more elements selected from magnesium, mercury, zinc, and cadmium with one or more elements selected from sulfur, selenium, and tellurium; The semiconductor device according to claim 1, wherein the semiconductor device is made of a mixed crystal compound of at least the original. 上記第3の半導体膜が、インジウム、ガリウム、アルミニウムから選ばれた1又は2以上の元素と、セレン、テルル、硫黄から選ばれた1又は2以上の元素からなり、III 族元素の原子数とVI族元素の原子数がほぼ1:1である半導体膜であることを特徴とする請求項1、2又は3に記載の半導体装置。The third semiconductor film is made of one or more elements selected from indium, gallium, and aluminum, and one or more elements selected from selenium, tellurium, and sulfur. 4. The semiconductor device according to claim 1, wherein the semiconductor film is a semiconductor film in which the number of atoms of a group VI element is approximately 1: 1.
JP25003394A 1994-09-19 1994-09-19 Semiconductor device Expired - Fee Related JP3562841B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25003394A JP3562841B2 (en) 1994-09-19 1994-09-19 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25003394A JP3562841B2 (en) 1994-09-19 1994-09-19 Semiconductor device

Publications (2)

Publication Number Publication Date
JPH0888406A JPH0888406A (en) 1996-04-02
JP3562841B2 true JP3562841B2 (en) 2004-09-08

Family

ID=17201836

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25003394A Expired - Fee Related JP3562841B2 (en) 1994-09-19 1994-09-19 Semiconductor device

Country Status (1)

Country Link
JP (1) JP3562841B2 (en)

Also Published As

Publication number Publication date
JPH0888406A (en) 1996-04-02

Similar Documents

Publication Publication Date Title
US5399206A (en) Arsenic passivation for epitaxial deposition of ternary chalcogenide semiconductor films onto silicon substrates
JP4189386B2 (en) Method for growing nitride semiconductor crystal layer and method for producing nitride semiconductor light emitting device
US8546797B2 (en) Zinc oxide based compound semiconductor device
JPH0468579A (en) Compound semiconductor light emitting element
JP3492551B2 (en) P-type II-VI compound semiconductor crystal, method for growing the same, and semiconductor device using the same
JP3353527B2 (en) Manufacturing method of gallium nitride based semiconductor
JPH08181073A (en) Semiconductor wafer and crystal growth method
FR2728103A1 (en) BASE SUBSTRATE IN SI COVERED WITH A CDTE OR CDZNTE LAYER RICH IN CD AND PROCESS FOR PRODUCING THE SAME
US6399473B1 (en) Method of producing a II-VI semiconductor component containing selenium and/or sulrfur
US20150303334A1 (en) Multi-quantum well solar cell and method of manufacturing multi-quantum well solar cell
JP3562841B2 (en) Semiconductor device
JP3673848B2 (en) Semiconductor device
EP3853882A1 (en) Method for manufacturing an electronic device
JP5451320B2 (en) ZnO-based compound semiconductor device
JP2003192497A (en) Method of stacking indium nitride-based compound semiconductor
JPH05243613A (en) Light emitting device and manufacturing method thereof
JP3762992B2 (en) Method for obtaining single crystal indium nitride film
JPH0982731A (en) Semiconductor device
JPH1174199A (en) Semiconductor manufacturing method and manufacturing apparatus
JPH11162849A (en) Laminated structure and manufacture thereof
JP2003086508A (en) Compound semiconductor layer substrate, method of manufacturing the same, and device manufactured on the substrate
JPH0463479A (en) Compound semiconductor light emitting element
Sallet et al. Novel modulated flow technique for the OMCVD growth of CdHgTe at 300° C
JPH09237909A (en) Photovoltaic power generation device and manufacturing method thereof
JPH0492900A (en) Semiconductor thin film and its manufacturing method

Legal Events

Date Code Title Description
TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040518

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040601

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees