Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3570280B2 - Projecting electrode structure of semiconductor element and method of forming the same - Google Patents
[go: Go Back, main page]

JP3570280B2 - Projecting electrode structure of semiconductor element and method of forming the same - Google Patents

Projecting electrode structure of semiconductor element and method of forming the same Download PDF

Info

Publication number
JP3570280B2
JP3570280B2 JP07400699A JP7400699A JP3570280B2 JP 3570280 B2 JP3570280 B2 JP 3570280B2 JP 07400699 A JP07400699 A JP 07400699A JP 7400699 A JP7400699 A JP 7400699A JP 3570280 B2 JP3570280 B2 JP 3570280B2
Authority
JP
Japan
Prior art keywords
plating
electrode
metal
metal plating
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP07400699A
Other languages
Japanese (ja)
Other versions
JP2000269259A (en
Inventor
剛 依田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP07400699A priority Critical patent/JP3570280B2/en
Publication of JP2000269259A publication Critical patent/JP2000269259A/en
Application granted granted Critical
Publication of JP3570280B2 publication Critical patent/JP3570280B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/01Manufacture or treatment
    • H10W72/012Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/01Manufacture or treatment
    • H10W72/012Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H10W72/01231Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using blanket deposition
    • H10W72/01233Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using blanket deposition in liquid form, e.g. spin coating, spray coating or immersion coating
    • H10W72/01235Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using blanket deposition in liquid form, e.g. spin coating, spray coating or immersion coating by plating, e.g. electroless plating or electroplating
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/551Materials of bond wires
    • H10W72/552Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5522Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]

Landscapes

  • Chemically Coating (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は半導体装置に係り、特にチップオンガラス(COG)などの実装に用いる半導体素子の突起電極構造およびその形成方法に関するものである。
【0002】
【従来の技術】
従来、半導体素子の実装方法としては、以下に示すようなものがあった。図2は従来の半導体素子の実装状態を示す図である。半導体素子21の電極22に形成したAuの突起電極23をガラス基板24などの上の基板電極パッド25に圧着し接着樹脂26などで固定することで半導体素子21とガラス基板24上の電極パッド25間を接続するものである。以上に述べた例に用いられるAuの突起電極23は一般的にスタッドバンプ法あるいは電解メッキ法により形成される。スタッドバンプ法はAuワイヤーを半導体素子の電極パッド上に付着させながらボールを形成し接合する。次にボールから数十μmの位置でワイヤーを切って突起を形成するものである。また図3にかかる従来の電解メッキ法を用いたAu突起電極形成工程の一例を示す。図3(a)に示すように半導体素子31にAl電極32を形成し周囲を絶縁膜33で被覆する。同図(b)に示すように突起金属の密着性の確保、金属の拡散防止およびメッキ用電極のために気相法によりTi、W、Au薄膜層34を半導体素子上に形成する。ついで同図(c)に示すように感光性レジスト膜35を形成し、フォトリソグラフィにより突起電極を形成する個所を露出する。さらに同図(d)に示すように電解メッキによりAuの突起電極36を形成する。最後に同図(e)に示すように感光性レジストを剥離し、不要個所のTi、W、Au薄膜層をエッチングにより除去しAuの突起電極を形成する。しかしながらこのようにして形成されるAuの突起電極は電解メッキを用いるためにフォトリソグラフィ工程およびメッキ用電極の形成、エッチング工程が必要である。またAu自体の価格も高価なためコストダウンの点で不利である。この問題を解消するために、電解メッキを用いない無電解メッキ法が提案されている。図4は上記無電解メッキ法による突起電極形成の一例である。図4(a)に示すように半導体素子41にAl電極42を形成し周囲を絶縁膜43で被覆する。同図(b)に示すように無電解メッキ形成のための前処理としてジンケート処理を行いAl表面をZn44で置換する。ついで同図(c)に示すように無電解Niメッキ液に浸漬しNi突起電極45を形成する。さらに同図(d)に示すように無電解Auメッキ液に浸漬しNiメッキ上にAu薄膜46を形成する。
【0003】
【発明が解決しようとする課題】
図4の方法であればメッキ用の電極が不要であり、フォトリソグラフィ工程も不要になりコストダウンが可能となる。しかし、上記した従来技術には以下に示すような欠点がある。通常の突起電極は5〜10%のメッキ厚ばらつきをもっており、チップオンガラス(COG)等への実装の際、すべての突起電極に過大な圧力を加えて突起電極の一部部分もしくは全体を塑性変形させて接続しなければならない。この場合Auの突起電極はAuの硬度が低いため(50〜70HV)容易に可塑変形する。しかしNiの突起電極は非常に硬度が高いため(500〜700HV)塑性変形がAuと比べると容易ではない。そのため実装の際、半導体素子あるいは基板の膜にダメージを与えるという問題があった。また無電解Niメッキの厚膜突起を無電解Auメッキの厚膜突起に置き換えるには、現在実用化されている無電解Auメッキのメッキスピードが非常に遅いため突起電極厚膜形成には向かないという問題があった。
【0004】
そこで、本発明の目的とするところは、上記の課題を解決し、低コストでチップオンガラス(COG)などの実装に用いる際、加圧による半導体素子あるいは基板の膜にダメージを与えない半導体素子の突起電極構造およびその形成方法の提供を目的とするところである。
【0005】
【課題を解決するための手段】
本発明は上記のような課題を解決するためのもので、以下の手段からなる。
【0006】
電極の周囲に絶縁膜が形成された半導体素子の電極上に金属メッキ法により形成される突起電極において、該突起電極が(a)該電極上の第1の該金属メッキ層からなり、(b)さらに該金属メッキ上に弾性のあるボールに金属を被覆した導電性ボールと該金属メッキの共存する第2の層からなり、(c)さらに該導電性ボールと金属メッキの共存する層上に該金属メッキの第3の層からなり、(d)さらに接続する基板の電極部分と密着性の良い金属メッキが該金属メッキ上に第4の層からなることを特徴とする。すなわち(a)の金属メッキを行うことで突起電極と半導体素子の電極との密着性が確保され、(b)の導電性ボールと金属メッキが共存する層を形成することで実装時の圧着の際の均一な応力の吸収が可能になる。(c)で再び(a)と同様の金属メッキを行うことで導電性ボールと金属メッキが共存する層表面の凹凸を平坦化し、さらに(d)で形成する金属メッキとの密着性が確保される。ここで実装する基板の電極部分との密着性がよい金属メッキを(a)および(c)で積層する金属メッキとして使用した場合は(d)の工程を省略してもかまわない。(b)の導電性ボールメッキ層を積層する厚さは上記方法にて作製した突起電極の高さバラツキにより、突起電極の高さバラツキよりも厚く形成することが望ましい。また(a)および(c)の金属メッキ層は接触金属との密着性が得られる厚さがあればよいが、1μmから5μmが望ましい。さらに該突起電極の該メッキ金属中に該導電性ボールと該メッキ金属の共存する層が少なくとも該導電性ボールの直径よりも厚く形成され、さらに突起電極の膜厚バラツキ量よりも厚く形成されることを特徴とする。すなわち突起電極の膜厚にバラツキがあっても、弾性のある導電性ボールにより加圧接続したときの応力による変形が可能であり、小さな過重でも良好に電極の接続が得られるため、半導体素子と基板側の電極パッドへのダメージを低減すことができる。さらに該導電性ボールと金属メッキが共存する層を該導電性ボールの直径よりも厚く積層することで、加圧接続したときの応力を突起電極表面で均一に受けることが可能であり一部分だけ応力が集中することがない。さらに突起電極の膜厚バラツキ量よりも厚く形成することで膜厚バラツキを吸収する変形が可能である。また導電性のボールを使用することでボールが密に配列してもボール間は導通されるために電気的な劣化がない。さらに該導電性ボールが無電解メッキ法によりNi、Au、Cuなどの金属が被覆された樹脂からなることを特徴とする。すなわち高分子系の樹脂粒子に金属を被覆するため、熱膨張、圧着接合時の寸法変化に対して弾性変形範囲が広く接続部材として適している。被覆する金属は限定しないが、突起電極形成のメッキ金属と同種の金属を用いたほうが密着性の点で望ましい。またボールは球形または擬似球形であることが望ましい。さらに該突起電極の金属メッキが無電解メッキ法により形成されたNiからなり、さらに該Niメッキ上に無電解メッキ法で形成されたAuの薄膜メッキが積層されることを特徴とする。すなわち無電解メッキ法を用いることでメッキ用の電極が不要であり、フォトリソグラフィ工程も不要になりコストダウンが可能となる。また無電解メッキでは導電性ボールを分散した際にボールにメッキが析出しづらい条件を使用することが望ましい。また突起電極の金属材料として無電解Niメッキを用いることで、ピンホールの発生が少なく耐食性が良くなる。さらに膜厚のコントロール性が良く均一な表面が得られる。またNiメッキ厚膜上にAuメッキ薄膜を積層することで実装する基板側の接続部分との密着性確保が容易であり、Auを薄膜とすることで無電解Auメッキ時間を短縮することができる。さらに電極の周囲に絶縁膜が形成された半導体素子の電極上に金属メッキ法により形成される突起電極において、該電極上に(a)第1の該金属メッキを積層する工程、(b)第1の該金属メッキ上に該導電性ボールを分散し該金属メッキと該導電性ボールを共析させて該導電性ボールと該金属メッキが共存する第2の層を形成する工程、(c)第2の該導電性ボールと該金属メッキが共存する層上に該金属メッキの第3の層を積層する工程、(d)接続する基板の電極部分と密着性の良い金属を第3の該金属メッキ上に第4の層として形成する工程を特徴とする。また該金属メッキが無電解メッキ法により形成されたことを特徴とする。すなわち(a)、(b)、(c)および(d)の工程をすべて無電解メッキ法を用いて形成することでメッキ用の電極が不要であり、フォトリソグラフィ工程も不要になりコストダウンが可能となる。
【0007】
本発明者らは、上記構造の半導体素子の突起電極形成方法を発明し、低コストで加圧によるダメージのないチップオンガラス(COG)などの実装に用いる半導体素子の突起電極構造およびその形成方法の提供に成功した。
【0008】
【発明の実施の形態】
以下、本発明に実施の形態について図面に基づき実施例を挙げて説明する。
【0009】
(実施例1)
図1は本発明の実施例を説明するための半導体素子の突起電極構造およびその形成方法の作製工程である。まず同図(a)に示すように半導体素子10上にAlを気相法により形成しフォトリソグラフィを用い幅100μm、長さ100μm、厚み1μmのAl電極11を形成する。設計するチップにより電極部大きさは自由に変更できる。その上に気相法によりSiOまたはSiON膜等の絶縁膜12を2000オングストローム程度成長させ、フォトリソグラフィを用いてエッチングしAl電極の周囲に絶縁膜12を形成する。次に同図(b)に示すように無電解メッキ形勢のための前処理としてジンケート処理を行いAl電極表面11をZnで置換する。その後無電解Niメッキ液(硫酸ニッケル21g/L、乳酸28g/L、プロピオン酸2g/L、次亜リン酸ナトリウム21g/L:90℃)に浸漬し、第1のNiメッキ層13を厚さ5μm析出する。ついで同図(c)に示すように弾性のある導電性ボール(スチレン系粒子:平均粒子直径1μm、被覆メッキ:Ni)を分散した無電解Niメッキ液(硫酸ニッケル21g/L、乳酸28g/L、プロピオン酸2g/L、次亜リン酸ナトリウム21g/L、界面活性剤:90℃)に浸漬し、メッキ浴をプロペラ等で攪拌し導電性ボールを均一に共析させ、導電性ボール14を均一に取り込んだ第2のNiおよび導電性ボール共析メッキ層15を5μmの厚さに形成する。さらに同図(d)に示すように無電解Niメッキ液(硫酸ニッケル21g/L、乳酸28g/L、プロピオン酸2g/L、次亜リン酸ナトリウム21g/L:90℃)に浸漬し、第3のNiメッキ層16を厚さ5μm析出する。最後に同図(e)に示すように無電解Auメッキ液(ジシアノ金酸カリウム6g/L、シアン化カリウム13g/L、水酸化カリウム11g/L、水素化ホウ素カリウム22g/L:温度75℃)に浸漬し第3のNiメッキ上にAu薄膜17を1μm形成する。以上の方法により突起電極形成を行った。さらにこの方法を用いて突起電極を形成した半導体チップ(突起電極200個/1半導体チップ)の突起電極膜厚バラツキは5μmであり、この半導体チップ(100チップ)をチップオンガラス(COG)の実装を行ったところ、圧着による基板へのダメージ、接続不良は認められなかった。以上の方法により低コストで加圧によるダメージのないチップオンガラス(COG)などの実装に用いる半導体素子の突起電極構造およびその形成方法の提供に成功した。
【0010】
(実施例2)
実施例1と同様の形態の半導体素子のAl電極上に無電解メッキ形成のための前処理としてジンケート処理を行い、Al電極表面をZnで置換する。その後無電解Niメッキ液(硫酸ニッケル21g/L、乳酸28g/L、プロピオン酸2g/L、次亜リン酸ナトリウム21g/L:90℃)に浸漬し、第1のNiメッキ層を厚さ2μm析出する。ついで弾性のある導電性ボール(スチレン系粒子:平均粒子直径1μm、被覆メッキ:Ni)を分散した無電解Niメッキ液(硫酸ニッケル21g/L、乳酸28g/L、プロピオン酸2g/L、次亜リン酸ナトリウム21g/L、界面活性剤:90℃)に浸漬し、メッキ浴をプロペラ等で攪拌し導電粒子を均一に共析させ、導電性ボールを均一に取り込んだ第2のNiおよび導電性ボール共析メッキ層を10μmの厚さに形成する。さらに無電解Niメッキ液(硫酸ニッケル21g/L、乳酸28g/L、プロピオン酸2g/L、次亜リン酸ナトリウム21g/L:90℃)に浸漬し、第3のNiメッキ層16を厚さ2μm析出する。最後に無電解Auメッキ液(ジシアノ金酸カリウム6g/L、シアン化カリウム13g/L、水酸化カリウム11g/L、水素化ホウ素カリウム22g/L:温度75℃)に浸漬し第3のNiメッキ上にAu薄膜を1μm形成する。以上の方法により突起電極形成を行った。さらにこの方法を用いて突起電極を形成した半導体チップ(突起電極200個/1半導体チップ)の突起電極膜厚バラツキは5μmであり、この半導体チップ(100チップ)をチップオンガラス(COG)の実装を行ったところ、圧着による基板へのダメージ、接続不良は認められなかった。以上の方法により低コストで加圧によるダメージのないチップオンガラス(COG)などの実装に用いる半導体素子の突起電極構造およびその形成方法の提供に成功した。
【0011】
(比較例1)
実施例1と同様の形態の半導体素子のAl電極上に無電解メッキ形成のための前処理としてジンケート処理を行い、その後無電解Niメッキ液(硫酸ニッケル21g/L、乳酸28g/L、プロピオン酸2g/L、次亜リン酸ナトリウム21g/L:90℃)に浸漬し、Niメッキ層を厚さ15μm析出する。無電解Auメッキ液(ジシアノ金酸カリウム6g/L、シアン化カリウム13g/L、水酸化カリウム11g/L、水素化ホウ素カリウム22g/L:温度75℃)に浸漬しNiメッキ上にAu薄膜を1μm形成する。以上の方法により突起電極形成を行った。さらにこの方法を用いて突起電極を形成した半導体チップ(突起電極200個/1半導体チップ)の突起電極膜厚バラツキは5μmであり、この半導体チップ(100チップ)をチップオンガラス(COG)の実装を行ったところ、圧着による基板へのダメージ、接続不良が認められた。
【0012】
(比較例2)
実施例1と同様の形態の半導体素子のAl電極上に無電解メッキ形成のための前処理としてジンケート処理を行い、Al電極表面をZnで置換する。その後無電解Niメッキ液(硫酸ニッケル21g/L、乳酸28g/L、プロピオン酸2g/L、次亜リン酸ナトリウム21g/L:90℃)に浸漬し、第1のNiメッキ層を厚さ8μm析出する。ついで弾性のある導電性ボール(スチレン系粒子:平均粒子直径1μm、被覆メッキ:Ni)を分散した無電解Niメッキ液(硫酸ニッケル21g/L、乳酸28g/L、プロピオン酸2g/L、次亜リン酸ナトリウム21g/L、界面活性剤:90℃)に浸漬し、メッキ浴をプロペラ等で攪拌し導電粒子を均一に共析させ、導電性ボールを均一に取り込んだ第2のNiおよび導電性ボール共析メッキ層を2μmの厚さに形成する。さらに無電解Niメッキ液(硫酸ニッケル21g/L、乳酸28g/L、プロピオン酸2g/L、次亜リン酸ナトリウム21g/L:90℃)に浸漬し、第3のNiメッキ層16を厚さ5μm析出する。最後に無電解Auメッキ液(ジシアノ金酸カリウム6g/L、シアン化カリウム13g/L、水酸化カリウム11g/L、水素化ホウ素カリウム22g/L:温度75℃)に浸漬し第3のNiメッキ上にAu薄膜を1μm形成する。以上の方法により突起電極形成を行った。さらにこの方法を用いて突起電極を形成した半導体チップ(突起電極200個/1半導体チップ)の突起電極膜厚バラツキは5μmであり、この半導体チップ(100チップ)をチップオンガラス(COG)の実装を行ったところ、圧着による基板へのダメージ、接続不良が認められた。
【0013】
【発明の効果】
以上のように、本発明の半導体素子の突起電極構造および形成方法によれば、突起電極を弾性のある導電性ボールと金属メッキが共存する層で形成するため、突起電極に高さバラツキがあっても実装時に加圧接続した場合、応力による変形が可能である。また無電解メッキ法用いて突起電極を形成することで電解メッキ用の電極形成とフォトリソグラフィ工程をなくすこと可能である。これにより低コストで加圧によるダメージのないチップオンガラス(COG)などの実装に用いる半導体素子の突起電極構造およいびその形成方法の提供が可能になった。
【図面の簡単な説明】
【図1】本発明の半導体素子の突起電極構造およびそれを形成する方法を説明するための図。
【図2】従来の半導体素子の実装状態を説明するための図。
【図3】従来の半導体素子の突起電極構造およびそれを形成する方法を説明するための図。
【図4】従来の半導体素子の突起電極構造およびそれを形成する方法を説明するための図。
【符号の説明】
10半導体素子
11電極
12絶縁膜
13金属メッキ層
14導電性ボール
15導電性ボールと金属メッキの共析メッキ層
16金属メッキ層
17実装側基板の電極と密着性を確保する金属メッキ層
21半導体素子
22電極
23Au突起電極
24ガラス基板
25電極パッド
31半導体素子
32Al電極
33絶縁膜
34Ti、W、Au薄膜層
35感光性レジスト
36Au突起電極
41半導体素子
42Al電極
43絶縁膜
44Zn薄膜
45Ni突起電極
46Au薄膜
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device, and more particularly to a protruding electrode structure of a semiconductor element used for mounting a chip on glass (COG) or the like and a method for forming the same.
[0002]
[Prior art]
Conventionally, there have been the following semiconductor device mounting methods. FIG. 2 is a view showing a mounting state of a conventional semiconductor element. The Au protruding electrode 23 formed on the electrode 22 of the semiconductor element 21 is pressure-bonded to a substrate electrode pad 25 on a glass substrate 24 or the like and fixed with an adhesive resin 26 or the like, whereby the electrode pad 25 on the semiconductor element 21 and the glass substrate 24 is fixed. It is what connects between. The Au protruding electrode 23 used in the example described above is generally formed by a stud bump method or an electrolytic plating method. In the stud bump method, a ball is formed and bonded while an Au wire is attached to an electrode pad of a semiconductor element. Next, a wire is cut at a position of several tens of μm from the ball to form a protrusion. FIG. 3 shows an example of the Au bump electrode forming process using the conventional electrolytic plating method. As shown in FIG. 3A, an Al electrode 32 is formed on the semiconductor element 31 and the periphery is covered with an insulating film 33. As shown in FIG. 2B, a Ti, W, Au thin film layer 34 is formed on the semiconductor element by a vapor phase method for ensuring adhesion of the protruding metal, preventing metal diffusion, and plating electrodes. Next, as shown in FIG. 3C, a photosensitive resist film 35 is formed, and the portions where the protruding electrodes are formed are exposed by photolithography. Further, as shown in FIG. 4D, a Au protruding electrode 36 is formed by electrolytic plating. Finally, as shown in FIG. 5E, the photosensitive resist is peeled off, and unnecessary portions of the Ti, W, and Au thin film layers are removed by etching to form Au protruding electrodes. However, the Au protruding electrode formed in this manner requires a photolithography process, a plating electrode formation, and an etching process in order to use electrolytic plating. Moreover, since the price of Au itself is expensive, it is disadvantageous in terms of cost reduction. In order to solve this problem, an electroless plating method that does not use electrolytic plating has been proposed. FIG. 4 shows an example of protruding electrode formation by the electroless plating method. As shown in FIG. 4A, an Al electrode 42 is formed on the semiconductor element 41 and the periphery is covered with an insulating film 43. As shown in FIG. 6B, zincate treatment is performed as a pretreatment for forming electroless plating, and the Al surface is replaced with Zn44. Next, as shown in FIG. 3C, the Ni protruding electrode 45 is formed by dipping in an electroless Ni plating solution. Further, as shown in FIG. 4D, an Au thin film 46 is formed on the Ni plating by dipping in an electroless Au plating solution.
[0003]
[Problems to be solved by the invention]
The method of FIG. 4 eliminates the need for plating electrodes, eliminates the need for a photolithography process, and enables cost reduction. However, the above prior art has the following drawbacks. Ordinary protruding electrodes have a plating thickness variation of 5 to 10%. When mounting on chip-on-glass (COG), etc., excessive pressure is applied to all protruding electrodes to make some or all of the protruding electrodes plastic. It must be deformed and connected. In this case, the Au protruding electrode is easily plastically deformed because the hardness of Au is low (50 to 70 HV). However, since the Ni protruding electrode has a very high hardness (500 to 700 HV), plastic deformation is not easy compared to Au. Therefore, there has been a problem that the semiconductor element or the film on the substrate is damaged during the mounting. Moreover, in order to replace the electroless Ni-plated thick film protrusion with the electroless Au-plated thick film protrusion, the plating speed of the electroless Au plating currently in practical use is very slow, so it is not suitable for forming a protruding electrode thick film. There was a problem.
[0004]
Accordingly, an object of the present invention is to solve the above-described problems and to prevent damage to the semiconductor element or the film of the substrate due to pressure when used for mounting chip-on-glass (COG) or the like at a low cost. It is an object of the present invention to provide a protruding electrode structure and a method of forming the same.
[0005]
[Means for Solving the Problems]
The present invention is for solving the above-described problems and comprises the following means.
[0006]
In a protruding electrode formed by metal plating on an electrode of a semiconductor element in which an insulating film is formed around the electrode, the protruding electrode comprises (a) the first metal plating layer on the electrode, (b A conductive ball in which an elastic ball is coated on the metal plating with a metal and a second layer in which the metal plating coexists; and (c) on a layer in which the conductive ball and the metal plating coexist. It is characterized by comprising a third layer of the metal plating, and (d) a metal plating having good adhesion to the electrode portion of the substrate to be connected further comprising a fourth layer on the metal plating. That is, the adhesion between the protruding electrode and the electrode of the semiconductor element is ensured by performing the metal plating of (a), and the layer of the conductive ball and the metal plating of (b) is formed so as to prevent the pressure bonding at the time of mounting. This makes it possible to absorb even stress. By performing the same metal plating as in (a) again in (c), the unevenness on the surface of the layer where the conductive balls and the metal plating coexist is flattened, and further, adhesion to the metal plating formed in (d) is ensured. The Here, when the metal plating having good adhesion to the electrode portion of the substrate to be mounted is used as the metal plating laminated in (a) and (c), the step (d) may be omitted. The thickness of the conductive ball plating layer (b) is desirably thicker than the height variation of the bump electrode due to the height variation of the bump electrode produced by the above method. In addition, the metal plating layers (a) and (c) may have a thickness that can provide adhesion to a contact metal, but is preferably 1 μm to 5 μm. Further, a layer in which the conductive ball and the plated metal coexist is formed in the plated metal of the protruding electrode so as to be thicker than at least the diameter of the conductive ball, and further thicker than the variation in thickness of the protruding electrode. It is characterized by that. In other words, even if there are variations in the thickness of the protruding electrodes, deformation due to stress when pressure-connected by an elastic conductive ball is possible, and good connection of the electrodes can be obtained even with a small overload. Damage to the electrode pad on the substrate side can be reduced. Further, by laminating a layer in which the conductive ball and the metal plating coexist so as to be thicker than the diameter of the conductive ball, it is possible to uniformly receive the stress when the pressure connection is made on the surface of the protruding electrode, and only a part of the stress is applied. Will not concentrate. Further, by forming the protrusion electrode thicker than the film thickness variation amount, it is possible to deform to absorb the film thickness variation. In addition, by using conductive balls, even if the balls are closely arranged, the balls are electrically connected, so there is no electrical deterioration. Further, the conductive ball is made of a resin coated with a metal such as Ni, Au, or Cu by an electroless plating method. That is, since the polymer resin particles are coated with a metal, the elastic deformation range is wide with respect to dimensional changes during thermal expansion and pressure bonding, making it suitable as a connecting member. Although the metal to coat | cover is not limited, it is desirable from the point of adhesiveness to use the same kind of metal as the plating metal of bump electrode formation. The ball is preferably spherical or pseudo-spherical. Further, the metal plating of the protruding electrode is made of Ni formed by an electroless plating method, and a thin film plating of Au formed by the electroless plating method is further laminated on the Ni plating. That is, by using the electroless plating method, an electrode for plating is unnecessary, a photolithography process is not required, and the cost can be reduced. In electroless plating, it is desirable to use conditions that prevent plating from being deposited on the balls when the conductive balls are dispersed. Further, by using electroless Ni plating as the metal material of the protruding electrode, the occurrence of pinholes is reduced and the corrosion resistance is improved. Furthermore, the controllability of the film thickness is good and a uniform surface can be obtained. In addition, it is easy to secure adhesion with the connecting part on the board side to be mounted by laminating the Au plating thin film on the Ni plating thick film, and the electroless Au plating time can be shortened by making the Au thin film. . Further, in the protruding electrode formed by metal plating on the electrode of the semiconductor element in which an insulating film is formed around the electrode, (a) a step of laminating the first metal plating on the electrode, (b) first (C) a step of dispersing the conductive ball on the metal plating of 1 and co-depositing the metal plating and the conductive ball to form a second layer in which the conductive ball and the metal plating coexist; A step of laminating a third layer of the metal plating on a layer in which the second conductive ball and the metal plating coexist; (d) a metal having good adhesion to the electrode portion of the substrate to be connected; It is characterized by forming a fourth layer on the metal plating. The metal plating is formed by an electroless plating method. That is, by forming all of the steps (a), (b), (c) and (d) using an electroless plating method, no electrode for plating is required, and no photolithography step is required, thereby reducing costs. It becomes possible.
[0007]
The present inventors have invented a method for forming a protruding electrode of a semiconductor element having the above structure, and a protruding electrode structure for a semiconductor element used for mounting chip-on-glass (COG) or the like that is low in cost and not damaged by pressure, and a method for forming the same Was successfully provided.
[0008]
DETAILED DESCRIPTION OF THE INVENTION
Embodiments of the present invention will be described below with reference to the drawings.
[0009]
Example 1
FIG. 1 is a manufacturing process of a protruding electrode structure of a semiconductor element and a method for forming the same for explaining an embodiment of the present invention. First, as shown in FIG. 2A, Al is formed on the semiconductor element 10 by a vapor phase method, and an Al electrode 11 having a width of 100 μm, a length of 100 μm, and a thickness of 1 μm is formed by photolithography. The size of the electrode part can be freely changed according to the chip to be designed. Then, an insulating film 12 such as a SiO 2 or SiON film is grown on the order of 2000 Å by a vapor phase method, and is etched using photolithography to form the insulating film 12 around the Al electrode. Next, as shown in FIG. 4B, zincate treatment is performed as a pretreatment for the electroless plating state, and the Al electrode surface 11 is replaced with Zn. Then, it is immersed in an electroless Ni plating solution (nickel sulfate 21 g / L, lactic acid 28 g / L, propionic acid 2 g / L, sodium hypophosphite 21 g / L: 90 ° C.), and the first Ni plating layer 13 is thickened. 5 μm is deposited. Next, as shown in FIG. 3C, an electroless Ni plating solution (nickel sulfate 21 g / L, lactic acid 28 g / L) in which conductive balls having elasticity (styrene particles: average particle diameter 1 μm, coating plating: Ni) are dispersed. , 2 g / L of propionic acid, 21 g / L of sodium hypophosphite, surfactant: 90 ° C.), the plating bath is stirred with a propeller or the like to uniformly eutect the conductive balls, The second Ni and the conductive ball eutectoid plating layer 15 taken in uniformly are formed to a thickness of 5 μm. Further, as shown in FIG. 4 (d), the sample was immersed in an electroless Ni plating solution (nickel sulfate 21 g / L, lactic acid 28 g / L, propionic acid 2 g / L, sodium hypophosphite 21 g / L: 90 ° C.) 3 Ni plating layer 16 is deposited to a thickness of 5 μm. Finally, as shown in FIG. 4E, an electroless Au plating solution (potassium dicyanoaurate 6 g / L, potassium cyanide 13 g / L, potassium hydroxide 11 g / L, potassium borohydride 22 g / L: temperature 75 ° C.) Immersion is performed to form an Au thin film 17 of 1 μm on the third Ni plating. The protruding electrode was formed by the above method. Further, the semiconductor chip (projection electrode 200 pieces / 1 semiconductor chip) on which the projection electrode is formed using this method has a projection electrode film thickness variation of 5 μm, and this semiconductor chip (100 chip) is mounted on a chip on glass (COG). As a result, damage to the substrate due to pressure bonding and poor connection were not recognized. With the above method, a bump electrode structure of a semiconductor element used for mounting chip-on-glass (COG) or the like that is low in cost and not damaged by pressurization and a method for forming the same have been successfully provided.
[0010]
(Example 2)
A zincate treatment is performed as a pretreatment for forming an electroless plating on an Al electrode of a semiconductor element having the same form as in Example 1, and the surface of the Al electrode is replaced with Zn. Then, it is immersed in an electroless Ni plating solution (nickel sulfate 21 g / L, lactic acid 28 g / L, propionic acid 2 g / L, sodium hypophosphite 21 g / L: 90 ° C.), and the first Ni plating layer has a thickness of 2 μm. Precipitate. Next, an electroless Ni plating solution (nickel sulfate 21 g / L, lactic acid 28 g / L, propionic acid 2 g / L, hypochlorous acid) in which elastic conductive balls (styrene particles: average particle diameter 1 μm, coating plating: Ni) are dispersed. The second Ni and the conductive material are immersed in sodium phosphate (21 g / L, surfactant: 90 ° C.), the plating bath is stirred with a propeller to uniformly eutect the conductive particles, and the conductive balls are uniformly incorporated. A ball eutectoid plating layer is formed to a thickness of 10 μm. Further, it is immersed in an electroless Ni plating solution (nickel sulfate 21 g / L, lactic acid 28 g / L, propionic acid 2 g / L, sodium hypophosphite 21 g / L: 90 ° C.), and the third Ni plating layer 16 is thickened. 2 μm is deposited. Finally, it is immersed in an electroless Au plating solution (potassium dicyanoaurate 6 g / L, potassium cyanide 13 g / L, potassium hydroxide 11 g / L, potassium borohydride 22 g / L: temperature 75 ° C.) on the third Ni plating. An Au thin film is formed to 1 μm. The protruding electrode was formed by the above method. Further, the semiconductor chip (projection electrode 200 pieces / 1 semiconductor chip) on which the projection electrode is formed using this method has a projection electrode film thickness variation of 5 μm, and this semiconductor chip (100 chip) is mounted on a chip on glass (COG). As a result, damage to the substrate due to pressure bonding and poor connection were not recognized. With the above method, a bump electrode structure of a semiconductor element used for mounting chip-on-glass (COG) or the like that is low in cost and not damaged by pressurization and a method for forming the same have been successfully provided.
[0011]
(Comparative Example 1)
A zincate treatment is performed as a pretreatment for forming an electroless plating on an Al electrode of a semiconductor element having the same form as in Example 1, and then an electroless Ni plating solution (nickel sulfate 21 g / L, lactic acid 28 g / L, propionic acid). 2 g / L, sodium hypophosphite 21 g / L: 90 ° C.) to deposit a Ni plating layer having a thickness of 15 μm. Immersion in electroless Au plating solution (potassium dicyanoaurate 6 g / L, potassium cyanide 13 g / L, potassium hydroxide 11 g / L, potassium borohydride 22 g / L: temperature 75 ° C.) to form 1 μm Au thin film on Ni plating To do. The protruding electrode was formed by the above method. Further, the semiconductor chip (projection electrode 200 pieces / 1 semiconductor chip) on which the projection electrode is formed using this method has a projection electrode film thickness variation of 5 μm, and this semiconductor chip (100 chip) is mounted on a chip on glass (COG). As a result, damage to the substrate due to pressure bonding and poor connection were recognized.
[0012]
(Comparative Example 2)
A zincate treatment is performed as a pretreatment for forming an electroless plating on an Al electrode of a semiconductor element having the same form as in Example 1, and the surface of the Al electrode is replaced with Zn. Thereafter, it is immersed in an electroless Ni plating solution (nickel sulfate 21 g / L, lactic acid 28 g / L, propionic acid 2 g / L, sodium hypophosphite 21 g / L: 90 ° C.), and the first Ni plating layer has a thickness of 8 μm. Precipitate. Next, an electroless Ni plating solution (nickel sulfate 21 g / L, lactic acid 28 g / L, propionic acid 2 g / L, hypochlorous acid) in which elastic conductive balls (styrene particles: average particle diameter 1 μm, coating plating: Ni) are dispersed. The second Ni and the conductive material are immersed in sodium phosphate (21 g / L, surfactant: 90 ° C.), the plating bath is stirred with a propeller to uniformly eutect the conductive particles, and the conductive balls are uniformly incorporated. A ball eutectoid plating layer is formed to a thickness of 2 μm. Further, it is immersed in an electroless Ni plating solution (nickel sulfate 21 g / L, lactic acid 28 g / L, propionic acid 2 g / L, sodium hypophosphite 21 g / L: 90 ° C.), and the third Ni plating layer 16 is thickened. 5 μm is deposited. Finally, it is immersed in an electroless Au plating solution (potassium dicyanoaurate 6 g / L, potassium cyanide 13 g / L, potassium hydroxide 11 g / L, potassium borohydride 22 g / L: temperature 75 ° C.) on the third Ni plating. An Au thin film is formed to 1 μm. The protruding electrode was formed by the above method. Further, the semiconductor chip (projection electrode 200 pieces / 1 semiconductor chip) on which the projection electrode is formed using this method has a projection electrode film thickness variation of 5 μm, and this semiconductor chip (100 chip) is mounted on a chip on glass (COG). As a result, damage to the substrate due to pressure bonding and poor connection were recognized.
[0013]
【The invention's effect】
As described above, according to the protruding electrode structure and the forming method of the semiconductor element of the present invention, the protruding electrode is formed of the layer in which the elastic conductive ball and the metal plating coexist. However, if pressure connection is used during mounting, deformation due to stress is possible. In addition, by forming the protruding electrode using the electroless plating method, it is possible to eliminate the electrode formation and the photolithography process for electrolytic plating. As a result, it has become possible to provide a protruding electrode structure of a semiconductor element used for mounting chip-on-glass (COG) and the like, which are not damaged by pressure, and a method for forming the same.
[Brief description of the drawings]
FIG. 1 is a view for explaining a protruding electrode structure of a semiconductor element of the present invention and a method of forming the same.
FIG. 2 is a view for explaining a mounting state of a conventional semiconductor element.
FIG. 3 is a view for explaining a conventional bump electrode structure of a semiconductor element and a method of forming the same.
FIG. 4 is a view for explaining a conventional bump electrode structure of a semiconductor element and a method of forming the same.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 10 Semiconductor element 11 Electrode 12 Insulation film 13 Metal plating layer 14 Conductive ball 15 Eutectoid plating layer of conductive ball and metal plating 16 Metal plating layer 17 Metal plating layer 21 ensuring adhesion with electrode of mounting side substrate 21 Semiconductor element 22 electrode 23 Au protruding electrode 24 glass substrate 25 electrode pad 31 semiconductor element 32 Al electrode 33 insulating film 34 Ti, W, Au thin film layer 35 photosensitive resist 36 Au protruding electrode 41 semiconductor element 42 Al electrode 43 insulating film 44 Zn thin film 45 Ni protruding electrode 46 Au thin film

Claims (6)

電極の周囲に絶縁膜が形成された半導体素子の電極上に金属メッキ法により形成される突起電極において、該突起電極がA protruding electrode formed by metal plating on an electrode of a semiconductor element having an insulating film formed around the electrode.
(a)該電極上の第1の該金属メッキ層からなり、(A) comprising the first metal plating layer on the electrode;
(b)さらに該金属メッキ上に弾性のあるボールに金属を被覆した導電性ボールと該金属メッキの共存する第2の層からなり、(B) further comprising a conductive ball obtained by coating a metal on an elastic ball on the metal plating and a second layer in which the metal plating coexists.
(c)さらに該導電性ボールと金属メッキの共存する層上に該金属メッキの第3の層からなり、(C) further comprising a third layer of the metal plating on the layer where the conductive balls and the metal plating coexist,
(d)さらに接続する基板の電極部分と密着性の良い金属メッキが該金属メッキ上に第4の層からなる(D) Further, a metal plating having good adhesion to the electrode portion of the substrate to be connected is formed of a fourth layer on the metal plating.
ことを特徴とする半導体素子の突起電極構造。A protruding electrode structure of a semiconductor element.
該突起電極の該メッキ金属中に該導電性ボールと該メッキ金属の共存する層が少なくとも該導電性ボールの直径よりも厚く形成され、さらに突起電極の膜厚バラツキ量よりも厚く形成されることを特徴とする請求項1記載の半導体素子の突起電極構造。A layer in which the conductive ball and the plated metal coexist is formed in the plated metal of the protruding electrode so as to be thicker than at least the diameter of the conductive ball, and further thicker than the variation in thickness of the protruding electrode. The protruding electrode structure of a semiconductor element according to claim 1. 該導電性ボールが無電解メッキ法によりNi、Au、Cuなどの金属が被覆された樹脂からなることを特徴とする請求項1および請求項2記載の半導体素子の突起電極構造。3. The protruding electrode structure of a semiconductor element according to claim 1, wherein the conductive ball is made of a resin coated with a metal such as Ni, Au, or Cu by an electroless plating method. 該突起電極の金属メッキが無電解メッキ法により形成されたNiからなり、さらに該Niメッキ上に無電解メッキ法で形成されたAuの薄膜メッキが積層されることを特徴とする請求項1、請求項2および請求項3記載の半導体素子の突起電極構造。The metal plating of the protruding electrode is made of Ni formed by an electroless plating method, and a thin film plating of Au formed by the electroless plating method is further laminated on the Ni plating. 4. A protruding electrode structure for a semiconductor device according to claim 2 and claim 3. 電極の周囲に絶縁膜が形成された半導体素子の電極上に金属メッキ法により形成される突起電極の形成方法において、該電極上にIn a method for forming a protruding electrode formed by metal plating on an electrode of a semiconductor element in which an insulating film is formed around the electrode,
(a)第1の該金属メッキを積層する工程、(A) laminating the first metal plating;
(b)第1の該金属メッキ上に該導電性ボールを分散し該金属メッキと該導電性ボールを共析させて該導電性ボールと該金属メッキが共存する第2の層を形成する工程、(B) Dispersing the conductive balls on the first metal plating and co-depositing the metal plating and the conductive balls to form a second layer in which the conductive balls and the metal plating coexist. ,
(c)第2の該導電性ボールと該金属メッキが共存する層上に該金属メッキの第3の層を積層する工程、(C) laminating a third layer of the metal plating on a layer in which the second conductive ball and the metal plating coexist;
(d)接続する基板の電極部分と密着性の良い金属を第3の該金属メッキ上に第4の層として形成する工程(D) A step of forming a metal having good adhesion to the electrode portion of the substrate to be connected as a fourth layer on the third metal plating.
を特徴とする半導体素子の突起電極形成方法。A method for forming a bump electrode of a semiconductor element.
該金属メッキが無電解メッキ法により形成されたことを特徴とする請求項5記載の半導体素子の突起電極形成方法。6. The protruding electrode forming method for a semiconductor device according to claim 5, wherein the metal plating is formed by an electroless plating method.
JP07400699A 1999-03-18 1999-03-18 Projecting electrode structure of semiconductor element and method of forming the same Expired - Fee Related JP3570280B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP07400699A JP3570280B2 (en) 1999-03-18 1999-03-18 Projecting electrode structure of semiconductor element and method of forming the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP07400699A JP3570280B2 (en) 1999-03-18 1999-03-18 Projecting electrode structure of semiconductor element and method of forming the same

Publications (2)

Publication Number Publication Date
JP2000269259A JP2000269259A (en) 2000-09-29
JP3570280B2 true JP3570280B2 (en) 2004-09-29

Family

ID=13534571

Family Applications (1)

Application Number Title Priority Date Filing Date
JP07400699A Expired - Fee Related JP3570280B2 (en) 1999-03-18 1999-03-18 Projecting electrode structure of semiconductor element and method of forming the same

Country Status (1)

Country Link
JP (1) JP3570280B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3679001B2 (en) * 2000-12-22 2005-08-03 シャープ株式会社 Semiconductor device and manufacturing method thereof
KR20030094692A (en) * 2002-06-07 2003-12-18 삼성테크윈 주식회사 Method of forming electroless solder bumps
US7662708B2 (en) * 2005-07-27 2010-02-16 Palo Alto Research Center Incorporated Self-assembled interconnection particles

Also Published As

Publication number Publication date
JP2000269259A (en) 2000-09-29

Similar Documents

Publication Publication Date Title
US6028011A (en) Method of forming electric pad of semiconductor device and method of forming solder bump
KR100371567B1 (en) Ag pre-plated lead frame for semiconductor package
US9040832B2 (en) Wiring substrate and method of manufacturing the same
US7180006B2 (en) Tape substrate and method for fabricating the same
US5597470A (en) Method for making a flexible lead for a microelectronic device
JP3760075B2 (en) Lead frame for semiconductor packages
JP6009300B2 (en) Wiring board and manufacturing method thereof
JP2008047655A (en) Wiring board and manufacturing method thereof
TW200905014A (en) Method for production of metal-coated polyimide resin substrate having excellent thermal aging resistance property
TW201019445A (en) Lead frame board, method of forming the same, and semiconductor device
JP2003338516A (en) Semiconductor device and manufacturing method thereof
JP3758610B2 (en) Film carrier tape for mounting electronic components
JP2009530815A (en) GaAs integrated circuit device and mounting method thereof
JPH04133330A (en) Semiconductor device and its connecting method
JP3570280B2 (en) Projecting electrode structure of semiconductor element and method of forming the same
CN211879377U (en) Device with a metal layer
JPH04144190A (en) Circuit board and manufacture thereof
JP2000012605A (en) Method of forming electrode portion of semiconductor chip
JP4038985B2 (en) Tape carrier for semiconductor devices
JPH05335314A (en) Manufacture of electrode
JPH04318935A (en) Electrode and manufacture thereof and connecting method thereof
JP2001352005A (en) Wiring board and semiconductor device
JP3801334B2 (en) Semiconductor device mounting substrate and manufacturing method thereof
JPH05335315A (en) Electrode manufacturing method
JP2003023236A (en) Wiring board and method of manufacturing the same

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040302

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040430

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040601

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040614

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090702

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100702

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110702

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110702

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120702

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120702

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130702

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees