Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3582645B2 - Manufacturing method of three-dimensional wiring board - Google Patents
[go: Go Back, main page]

JP3582645B2 - Manufacturing method of three-dimensional wiring board - Google Patents

Manufacturing method of three-dimensional wiring board Download PDF

Info

Publication number
JP3582645B2
JP3582645B2 JP2000142794A JP2000142794A JP3582645B2 JP 3582645 B2 JP3582645 B2 JP 3582645B2 JP 2000142794 A JP2000142794 A JP 2000142794A JP 2000142794 A JP2000142794 A JP 2000142794A JP 3582645 B2 JP3582645 B2 JP 3582645B2
Authority
JP
Japan
Prior art keywords
wiring board
forming
hole
electronic component
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000142794A
Other languages
Japanese (ja)
Other versions
JP2001326461A (en
Inventor
啓幸 工藤
和充 石川
正幸 桜井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lincstech Circuit Co Ltd
Original Assignee
Hitachi AIC Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi AIC Inc filed Critical Hitachi AIC Inc
Priority to JP2000142794A priority Critical patent/JP3582645B2/en
Priority to TW090111486A priority patent/TW511409B/en
Priority to KR10-2001-0026442A priority patent/KR100447554B1/en
Priority to US09/855,671 priority patent/US6555756B2/en
Priority to CNB011191023A priority patent/CN1198486C/en
Publication of JP2001326461A publication Critical patent/JP2001326461A/en
Application granted granted Critical
Publication of JP3582645B2 publication Critical patent/JP3582645B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、電子部品の搭載などに用いられる立体形配線板の製造方法に関するものである。
【0002】
【従来の技術】
従来では所定の回路導体が形成された平面形配線板に半導体素子やチップ部品等の複数の電子部品を搭載してモジュール基板とするか、又はハイブリッドICとしてマザーボードに平面的に重ね実装している。
図6に基づいて、従来の平面的な平面形配線板10に電子部品を搭載してモジュール基板としてからマザーボードに平面的に重ね実装した状態を説明する。
まず、両面、又は多層の平面形配線板10に所定の回路導体,電子部品の接続ランド3、スルーホール4,外部に電気的に接続するための平面形配線板の端面電極5などが形成されている。
上記の平面形配線板10の上部表面にある接続ランド3にチップ形電子部品30を半田35で面付実装して電気的に接続する。
【0003】
次に、複数のチップ形電子部品30を搭載したモジュール基板は、上記の平面形配線板10に設けられた端面電極5を用いてマザーボード40の接続端子45に加熱実装して接続される。
平面形配線板10は、平担な両面又は多層の平面形配線板の表裏の両面に所定の回路導体,接続ランド,ボンディングパッドなどを設け、電子部品を平担な平面形配線板10の両面に実装してからマザーボードに搭載する側となる平担な平面形配線板10の下部である裏面側にスペーサ基板,コネクター,ピンボードなどを取り付けてマザーボードに実装するものである。
平面形配線板10に複数のチップ形電子部品30を搭載したモジュール基板をマザーボード40に安定して実装するには、通常平面形配線板10の裏面側となる下部表面にはチップ形電子部品30などは搭載することはしない。
【0004】
【発明が解決しようとする課題】
従来はチップ形電子部品を平面形配線板の表裏の両面に搭載したモジュール基板をマザーボードに密着して実装することは、マザーボード基板に接する側のモジュール基板の下部側にスペーサやコネクターを取り付けマザーボードから浮かせる必要があった。つまり平面形配線板の下部側にはチップ形電子部品を高密度に密着して水平にマザーボード基板に実装することは困難となっていた。
【0005】
【課題を解決するための手段】
本発明は、上記の課題を解決するため両面銅張り積層板の裏面側に内層回路となる回路導体や接続ランドを形成する上部配線板を製造する工程と、片面銅張り積層板や接着剤樹脂付き銅箔材に電子部品収納部を形成する下部配線板を製造する工程とを分けて製造し、その後、前記の上部配線板の裏面側に下部配線板を張り合わせ積層一体化した配線板の電子部品収納部に穴埋め樹脂を充填し、この一体化した配線板に外層回路導体を形成するものである。
この平面形配線板の下部裏面の逆凹部形状の電子部品収納部を有する立体形配線板は、該逆凹部形状の露呈している穴内の内層回路の接続ランドにチップ形電子部品を面付実装して接続し、電子部品の収納部にチップ形電子部品の全体を高密度に収納することの出来る立体形配線板の製造方法を提供するものである。
【0006】
製造方法1としては、下記の方法がある。
両面銅張り積層板の両面を電気的に接続するスルーホールを設け、このスルーホール内に充填物を充填してなる非貫通導通穴の両端面に金属導体層を形成する工程と、前記銅張り積層板の裏面側のみに内層回路となる回路導体や接続ランドを形成する工程と、からなる上部配線板を製造する第1工程と、
片面銅張り積層板の絶縁樹脂面に接着剤層を形成する工程と、電子部品収納部となる貫通穴を形成する工程と、からなる下部配線板を製造する第2工程と、
前記の第1工程と第2工程とを分けて製造した後、前記の上部配線板の裏面側に下部配線板の接着剤層を介して下部配線板を加熱圧着して一体化する工程と、この一体化した配線板の逆凹部形状の電子部品収納部に穴埋め樹脂を充填・乾燥する工程と、該一体化配線板に外層回路導体を形成する工程と、電子部品収納部の穴埋め樹脂を除去する工程と、からなる一体化した配線板に外層回路導体を形成する第3工程と、からなる立体形配線板の製造方法である。
【0007】
製造方法2としては、下記の方法がある。
両面銅張り積層板の両面を電気的に接続するスルーホールを設け、このスルーホール内に充填物を充填してなる非貫通導通穴の両端面に金属導体層を形成する工程と、前記銅張り積層板の裏面側のみに内層回路となる回路導体や接続ランドを形成する工程と、からなる上部配線板を製造する第1工程と、
接着剤樹脂付き銅箔材に電子部品収納部となる貫通穴を形成する下部配線板を製造する第2工程と、
前記の第1工程と第2工程とを分けて製造した後、前記の上部配線板の裏面側に下部配線板の接着剤樹脂を介して下部配線板を加熱圧着し一体化する工程と、この一体化した配線板の逆凹部形状の電子部品収納部に穴埋め樹脂を充填・乾燥する工程と、該一体化配線板に外層回路導体を形成する工程と、電子部品収納部の穴埋め樹脂を除去する工程と、からなる一体化した配線板に外層回路導体を形成する第3工程と、からなる立体形配線板の製造方法である。
【0008】
なお、製造方法1、製造方法2において、上部配線板を製造する第1工程で充填物を充填してなる非貫通導通穴の近傍に貫通穴を形成する工程と、上部配線板と下部配線板を接着剤で加熱圧着し一体化した配線板に前記上部配線板の貫通穴の上方からレーザー光で下部配線板の樹脂部分除去する工程と、該一体化配線板の貫通穴や非貫通穴および外層にある表裏面にパネルめっきをする工程と、を追加することもある。
また、上部配線板を製造する第1工程において、両面銅張り積層板の代わりに内層回路導体が形成された多層配線板を適用したり、下部配線板を製造する第2工程において、接着剤樹脂付き銅箔の代わりに両面銅張り積層板を適用することも出来る立体形配線板の製造方法である。
【0009】
【発明の実施の形態】
本発明の立体形配線板の製造方法の実施例1について図1と図2の工程断面図に基づいて説明する。
図1(a)に示すように両面銅張り積層板1に所定のNC穴12明けをし、次に図1(b)に示すように無電解めっき、電解めっきをし積層板の表裏両面の銅箔を電気的に接続するスルーホール4を形成する。
その後、電子部品収納部に配置されるスルーホール4は平面形配線板を貫通してフラックス,封止樹脂,処理液などが浸透しないようにスルーホール4内部に収縮率の小さい耐酸性の熱硬化性樹脂や紫外線硬化性樹脂などの充填物6を充填し非貫通のスルーホールとなる非貫通導通穴7とする。
さらに、充填物6を充填した非貫通導通穴7の端面に無電解めっき、電解めっきで非貫通導通穴7と接する第2のめっき層を形成してから、両面銅張り積層板1の裏面(下面)側のみに内層回路となる回路導体や接続ランド3を形成する。
充填物6を充填した非貫通導通穴7上の両端面に非貫通導通穴7と接する金属導体層を形成するものであり、いわゆるフラットスルーホール7Aと呼ばれ、この非貫通導通穴7の両方の平坦となっている端面に内層回路となる回路導体や電子部品の接続ランド3を形成することにより高密度の電子部品実装を達成することがきるものである。
すなわち、上記の回路導体の形成は、該両面銅張り積層板1の裏面(下面)側のみにの内層回路となる回路導体,電子部品の接続ランド3等を写真法や印刷法で形成するものである。
以上までの工程を第1工程とし、上部配線板1Aの裏面部の内層回路導体Bを形成するものである。
【0010】
その次に図1(c)に示すように、片面銅張り積層板1の上部側にある絶縁樹脂面に半硬化状態のプリプレグ,接着剤,接着シート等で接着剤層13を形成してから、片面銅張り積層板1の所定の箇所に指定の形状となる貫通穴14をプレス加工,ルーター加工,フライス加工などで形成して下部配線板1Bを製造する工程を第2工程とする。
また、上記の接着剤層13として貫通穴14部分への接着剤の流れだしが少ない低フロータイプの接着シートを適用することが良好である。
尚、この下部配線板1Bを製造する第2工程において、片面銅張り積層板の代わりに両面銅張り積層板を適用し、プリプレグを介して上部配線板と積層して多層化の増加を図ることもできる。
【0011】
次に、図2に基づいて本発明のプリント配線板の製造方法の実施例1の後工程を説明する。
図2(d)に示すように、前記の第1工程でできた上部配線板1Aの裏面側に第2工程でできた下部配線板1Bを前記の半硬化状態の接着剤層13を介して加熱圧着し積層一体化する。
上記の加熱圧着条件として、圧力は通常の約2倍となる50〜70kgf/cmの圧力とし、約140゜C〜180゜Cで60分の加熱条件とした。
次に図2(e)に示すように上部配線板1Aと下部配線板1Bを貫通する所望するNC穴12を所定の箇所に穴明けをする。
【0012】
その次に図2(f)に示すように無電解めっき、電解めっきをし、一体基板の表裏両面の導体を電気的に接続するスルーホール4やチップ型の電子部品の接続端子とするための端面電極とするスルーホール4を形成する。
それから電子部品収納穴内部の内層回路導体や電子部品の接続ランド3等の内層回路導体が、これより後工程のスルーホールめっき工程と、該配線板の表面外層回路導体を形成するエッチング工程や貴金属めっき工程等で、既に形成されている電子部品収納穴内部の内層回路導体がめっき付着、エッチングなどによる汚染や損傷などで回路不良や品質不良が生じないように、めっきやエッチングから内層回路導体を保護するため逆凹部で片方に開口している逆凹部の穴16の内部に熱硬化性樹脂や紫外線硬化性樹脂などの穴埋め樹脂15を前記逆凹部の穴16の端部がほぼかくれるように充填する。
【0013】
その次に図2(g)に示すように、上部配線板1Aと下部配線板1Bを積層一体化した多層配線板の表裏外層面の全面銅箔となっている両面に印刷法や写真法でエッチングレジストを形成し、エッチング処理により所定の外層回路導体,電子部品の接続ランド3等を形成してから穴埋め樹脂を溶解除去して多層配線板を製造する。
このようにして上部配線板1Aの表面部外層回路導体Aと、下部配線板1Bの下側裏面部外層回路導体Cを形成することにより一体基板の多層配線板である実施例1による立体形配線板18を製造する。
尚、電子部品収納穴内部の内層回路導体や電子部品の接続ランド3等には電子部品との接続が良好となるようにニッケルめっきや金めっきの層を形成することが一般的である(図示せず)。
【0014】
本願発明の立体形配線板の上部配線板1A,下部配線板1Bの基板としては、エポキシ樹脂系,フェノール樹脂系,ポリエステル樹脂系,ポリイミド樹脂系,BTレジン樹脂系等の熱硬化性樹脂をガラス,シリコン等の無機質繊維や、ポリエステル,ポリアミド,ポリイミド,ポリアクリル等の有機繊維や、木綿,紙等の天然繊維の基材に含浸させた材質の基板を選定することができる。
尚、本発明の実施の形態は3層平面形配線板で詳細説明をしているが、3層以上の多層平面形配線板の製造方法に適用できるものである。
【0015】
次いで、図3と図4の工程断面図に基づいて実施例2の立体形配線板18の製造方法を説明する。
図3(a)は実施例1と同一とし、次に図3(b)に示す工程において実施例1のスルーホール4内部に充填物6を充填し非貫通導通穴7とし、この充填した非貫通導通穴7上の端面に無電解めっき、電解めっきで非貫通導通穴7と接する第2のめっき層を形成する、つまりフラットスルーホール7Aの他に両面銅張り積層板1を貫通する所望するNC穴12を所定の通り穴明けしてから両面銅張り積層板1の裏面(下面)側のみに回路導体や接続ランド3を形成する。
【0016】
図3(c)は、高密度で薄型の立体形配線板18を効率良く安価に製造するため、接着剤樹脂13付き銅箔11材を使用するものである。
接着剤樹脂13付き銅箔11材、例えば銅張りフィルム体である接着剤樹脂付き銅箔材にチップ形電子部品を搭載するため、所定の箇所に指定の形状となる貫通穴14をプレス加工,ルーター加工,フライス加工およびレーザー加工などで形成して下部配線板1Bを製造する工程を第2工程とする。
この下部配線板1Bの厚さはチップ形電子部品を貫通穴14内部に搭載するため、チップ形電子部品の厚みより、やや厚くする必要がある。
つまり、下部配線板1Bの厚さは0.2mm〜1.0mmとすることが多い。
【0017】
それから、図4に基づいて本発明の実施例2の立体形配線板の製造方法の後工程を説明する。
図4(d)に示すように、前記の第1工程でできた上部配線板1Aの裏面(下部)側に第2工程でできた接着剤樹脂13付き銅箔11の下部配線板1Bを前記の半硬化状態の接着剤樹脂13を介して張り合わせ加熱圧着して積層一体化して多層配線板とする。
立体形配線板18の裏面(下部)側にはチップ形電子部品を搭載するための逆凹部の穴16が形成される。
【0018】
次に図4(e)に示すように上部配線板1Aを貫通するNC穴12の上方部からNC穴12を遮蔽マスクとして、レーザー光を照射して下部配線板1Bの裏面側の銅箔11まで半硬化状態の接着剤樹脂13を除去して下部配線板1Bの下側の片端面が金属導体のみで閉口された非貫通穴2を形成する。
【0019】
それから図4(f)に示すように、上部配線板1Aと下部配線板1Bを張り合わせ積層一体化した多層配線板に無電解めっき、電解めっきをし、一体基板となっている多層配線板の表裏両面の銅箔を電気的に接続する下部配線板1Bの下側の片端面が金属導体のみで閉口された非貫通導通穴8を形成する。
この片端面が金属導体のみで閉口された非貫通導通穴8は穴内部を空洞化させ、チップ型の電子部品の接続端子とするための端面電極とする片端面が金属導体のみで閉口された非貫通導通穴8を形成するものである。
次に下部配線板1Bのチップ形電子部品を搭載するための逆凹部の穴16の内部に穴埋め樹脂15をロールコータ法,スキージ印刷法,デスペンサー法等で充分に充填し、乾燥、研磨をして、下部配線板1Bの下面の金属導体と、ほぼ平坦となるようにする。
【0020】
その次に図4(g)に示すように、上部配線板1Aと下部配線板1Bを積層一体化した多層配線板の表裏外層面の全面銅箔となっている両面に印刷法や写真法でエッチングレジストを形成し、エッチング処理により所定の回路導体,電子部品の接続ランド3等を形成してから穴埋め樹脂を溶解除去して多層配線板をサブトラクティブ法で製造する工程である。
上部配線板1Aの表面部外層回路導体Aと、下部配線板1Bの下側裏面部外層回路導体Cを形成することにより一体基板の多層配線板を製造する。
穴内部が空洞化している片端面が金属導体のみで閉口された非貫通導通穴8のほぼ中央部を切断分割して、外部に端面電極5が露呈しているチップ型の電子部品を搭載するための実施例2による立体形配線板18を製造するものである。
つまり、実施例1の一体基板の表裏両面の導体を電気的に接続するスルーホール4と配線板の接続端子である端面電極5とするスルーホール4との2つのスルーホールを穴内部が空洞化している片端面が金属導体のみで閉口された非貫通導通穴8の1つで代替えすることができるものである。
また、実施例2による立体形配線板18を製造する方法において、外層表面回路導体はアディティブ法で形成してもよい。
【0021】
図5に基づいて、一体基板の立体形配線板18に電子部品を搭載してモジュール基板とする方法や、このモジュール基板をマザーボード40に実装した状態を詳細に説明する。
前記で図3、図4に基づいて説明した実施例2の立体形配線板18の上部配線板の外部に面した上部表面に形成した電子部品の接続ランド3にチップ形電子部品30やハイブリッドICなどを半田35で面付実装したり、電子部品収納部20に露出している内部底面に形成されている電子部品の接続ランド3に半田35で逆凹部の深さより薄いチップ形電子部品30面付実装したり、また半田ボールなどのボール・グリッド・アレイ(BGA)の接続パット等に電子部品を電気的な接続と機械的な固定によって実装・搭載することが出来るものである。
【0022】
それから、立体形配線板18の両面、つまり一体基板の立体形配線板18の上部の平坦な表面と、立体形配線板18の裏面側の逆凹型構造の電子部品収納部20と、にチップ形電子部品30を面付け実装して完成したモジュール基板を、立体形配線板18の逆凹部の電子部品収納部20を下部側とし、立体形配線板18の下部側の外層回路導体Cの接続ランドがマザーボード40の接続端子45に密着して設置し、半田35でモジュール基板の端面電極5と接続し密着・実装する。
また、本発明の逆凹型構造の凹部を有する立体形配線板18は、下部側に表面外層回路導体Cが形成されており、接続ランド,BGAの接続パット,接続用の電極端子部などが形成され半田付けやワイヤーボンディング等でマザーボード40の接続端子45と直接電気的な接続を図ることも出来る。
【0023】
【発明の効果】
以上説明したように、本発明の平面形配線板の製造方法は次のような効果がある。
(1)3層以上の立体形配線板において、上部表面の外層回路導体に各種の電子部品を面付実装し、立体形配線板の下部裏面の逆凹部の外部に開口している穴内部の露出している平担な内層回路導体に各種のチップ形電子部品を立体形配線板の下部側底面から、はみ出さないように面付実装して高密度にチップ形電子部品を収納をすることのできる立体形配線板の製造方法を提供できる。
(2)前記の一体基板の上部表面の外層回路導体と、下部裏面の逆凹部の電子部品収納部に露呈する内層回路導体とを電気的に接続するスルーホールに充填物を充填した非貫通導通穴の両端面に金属導体層を形成するフラットスルーホールを適用し、この非貫通導通穴の両端面を接続ランドとすることにより電子部品を高密度に搭載することのできる立体形配線板の製造方法である。
(3)多層配線板の表裏両面の導体を電気的に接続することと配線板の端面電極とすることのため穴内部が空洞化している非貫通導通穴のほぼ中央部を切断分割して、外部に端面電極が露呈している立体形配線板を提供することができる。
【図面の簡単な説明】
【図1】実施例1の立体形配線板の製造方法を説明する前工程の断面図である。
【図2】実施例1の立体形配線板の製造方法を説明する後工程の断面図である。
【図3】実施例2の立体形配線板の製造方法を説明する前工程の断面図である。
【図4】実施例2の立体形配線板の製造方法を説明する後工程の断面図である。
【図5】立体形配線板にチップ形電子部品を搭載してマザーボードに実装した状態を説明する断面図である。
【図6】従来の平面形配線板にチップ形電子部品を搭載してマザーボードに実装した状態を説明する断面図である。
【符号の説明】
1…銅張り積層板 2…非貫通穴 3…接続ランド 4…スルーホール
5…端面電極 6…充填物 7…非貫通導通穴 7A…フラットスルーホール
8…片端面が金属導体のみで閉口された非貫通導通穴 10…平面形配線板
11…銅箔 12…NC穴 13…樹脂 14…貫通穴 15…穴埋め樹脂
16…逆凹部の穴 18…立体形配線板 20…電子部品収納部
30…チップ形電子部品 35…半田 40…マザーボード 45…接続端子。
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a method for manufacturing a three-dimensional wiring board used for mounting electronic components and the like.
[0002]
[Prior art]
Conventionally, a plurality of electronic components such as semiconductor elements and chip components are mounted on a planar wiring board on which predetermined circuit conductors are formed to form a module substrate, or a hybrid IC is mounted on a motherboard in a planar manner. .
With reference to FIG. 6, a description will be given of a state in which electronic components are mounted on a conventional planar wiring board 10 as a module substrate, and then mounted on a motherboard in a planar manner.
First, predetermined circuit conductors, connection lands 3 for electronic components, through holes 4, and end electrodes 5 of a flat wiring board for electrically connecting to the outside are formed on a double-sided or multilayer flat wiring board 10. ing.
The chip-type electronic component 30 is mounted on the connection land 3 on the upper surface of the flat-type wiring board 10 with the solder 35 and electrically connected.
[0003]
Next, the module board on which the plurality of chip-type electronic components 30 are mounted is heated and connected to the connection terminals 45 of the mother board 40 by using the end surface electrodes 5 provided on the flat wiring board 10 described above.
The flat-type wiring board 10 is provided with predetermined circuit conductors, connection lands, bonding pads, etc. on both sides of the flat-type wiring board or on both sides of the multilayer flat-type wiring board, and electronic components are provided on both sides of the flat-type wiring board 10. A spacer substrate, a connector, a pin board, and the like are attached to the lower surface, which is the lower portion of the flat wiring board 10 which is to be mounted on the motherboard after mounting on the motherboard, and mounted on the motherboard.
In order to stably mount the module substrate having the plurality of chip-type electronic components 30 mounted on the flat-type wiring board 10 on the motherboard 40, the chip-type electronic components 30 are usually provided on the lower surface on the back side of the flat-type wiring board 10. Are not installed.
[0004]
[Problems to be solved by the invention]
Conventionally, mounting a module board with chip-type electronic components mounted on both front and back sides of a flat-type wiring board in close contact with the motherboard requires mounting a spacer or connector on the lower side of the module board that is in contact with the motherboard board from the motherboard I needed to float it. That is, it has been difficult to mount the chip-type electronic components on the lower side of the flat-type wiring board at high density and horizontally mounted on the motherboard substrate.
[0005]
[Means for Solving the Problems]
In order to solve the above-mentioned problems, the present invention provides a process of manufacturing an upper wiring board for forming circuit conductors and connection lands serving as an inner layer circuit on the back side of a double-sided copper-clad laminate, and a single-sided copper-clad laminate and an adhesive resin. And a step of manufacturing a lower wiring board for forming an electronic component housing portion on a copper foil material with the lower wiring board attached to the back side of the upper wiring board. The component housing portion is filled with a filling resin, and an outer layer circuit conductor is formed on the integrated wiring board.
A three-dimensional wiring board having an inverted concave-shaped electronic component storage portion on the lower back surface of the flat-shaped wiring board has a chip-shaped electronic component mounted on a connection land of an inner layer circuit in an exposed hole of the inverted concave shape. The present invention is to provide a method of manufacturing a three-dimensional wiring board in which the entirety of a chip-type electronic component can be stored at a high density in a storage portion of the electronic component.
[0006]
Manufacturing method 1 includes the following method.
Providing a through-hole for electrically connecting both sides of the double-sided copper-clad laminate, forming metal conductor layers on both end surfaces of a non-through conductive hole formed by filling a filler in the through-hole; Forming a circuit conductor or connection land to be an inner layer circuit only on the back surface side of the laminate; a first step of manufacturing an upper wiring board;
A second step of manufacturing a lower wiring board, comprising: a step of forming an adhesive layer on the insulating resin surface of the single-sided copper-clad laminate; and a step of forming a through hole serving as an electronic component housing portion.
After manufacturing the first step and the second step separately, a step of heat-pressing and integrating the lower wiring board on the back side of the upper wiring board via an adhesive layer of the lower wiring board; A step of filling and drying a filling resin in the inverted concave-shaped electronic component storage portion of the integrated wiring board; a step of forming an outer layer circuit conductor in the integrated wiring board; and removing the filling resin in the electronic component storage section. And a third step of forming an outer layer circuit conductor on an integrated wiring board comprising the steps of:
[0007]
Manufacturing method 2 includes the following method.
Providing a through-hole for electrically connecting both sides of the double-sided copper-clad laminate, forming metal conductor layers on both end surfaces of a non-through conductive hole formed by filling a filler in the through-hole; Forming a circuit conductor or connection land to be an inner layer circuit only on the back surface side of the laminate; a first step of manufacturing an upper wiring board;
A second step of manufacturing a lower wiring board for forming a through hole serving as an electronic component housing portion in a copper foil material with an adhesive resin;
After the first step and the second step are separately manufactured, a step of heat-pressing and integrating the lower wiring board on the back surface side of the upper wiring board via an adhesive resin of the lower wiring board; A step of filling and drying a filling resin in an inverted concave-shaped electronic component storage portion of the integrated wiring board; a step of forming an outer layer circuit conductor in the integrated wiring board; and removing the filling resin in the electronic component storage portion. And a third step of forming an outer layer circuit conductor on the integrated wiring board comprising the steps of:
[0008]
In the manufacturing method 1 and the manufacturing method 2, a step of forming a through hole near a non-through conductive hole filled with a filler in the first step of manufacturing the upper wiring board; Removing the resin portion of the lower wiring board with a laser beam from above the through-hole of the upper wiring board to the integrated wiring board by heat-pressing with an adhesive; and through-holes and non-through holes of the integrated wiring board and A step of performing panel plating on the front and back surfaces of the outer layer may be added.
Further, in the first step of manufacturing the upper wiring board, a multilayer wiring board having an inner layer circuit conductor is applied instead of the double-sided copper-clad laminate, or in the second step of manufacturing the lower wiring board, an adhesive resin is used. This is a method for manufacturing a three-dimensional wiring board to which a double-sided copper-clad laminate can be applied instead of the copper foil provided.
[0009]
BEST MODE FOR CARRYING OUT THE INVENTION
First Embodiment A method for manufacturing a three-dimensional wiring board according to a first embodiment of the present invention will be described with reference to FIGS.
As shown in FIG. 1 (a), a predetermined NC hole 12 is drilled in the double-sided copper-clad laminate 1, and then electroless plating and electrolytic plating are performed as shown in FIG. A through hole 4 for electrically connecting the copper foil is formed.
Thereafter, the through-holes 4 arranged in the electronic component storage portion penetrate the flat-type wiring board, so that the flux, the sealing resin, the processing liquid, and the like do not penetrate into the through-holes 4 so that acid-resistant thermosetting with a small shrinkage rate is obtained. A filling material 6 such as a conductive resin or an ultraviolet curable resin is filled to form a non -penetrating conduction hole 7 which becomes a non-penetrating through hole.
Further, after forming a second plating layer in contact with the non-through conductive hole 7 by electroless plating or electrolytic plating on the end face of the non-through conductive hole 7 filled with the filler 6, the back surface of the double-sided copper-clad laminate 1 ( The circuit conductors and the connection lands 3 to be the inner layer circuits are formed only on the (lower) side.
Is intended to form the metal conductor layer in contact with both end faces of the non-through conducting holes 7 filled with packing 6 and the non-through conducting hole 7, so-called flat-through hole 7A, both the non-through conducting hole 7 By forming circuit conductors serving as inner-layer circuits and connection lands 3 for electronic components on the flattened end surface, high-density electronic component mounting can be achieved.
That is, the above-mentioned circuit conductor is formed by forming a circuit conductor to be an inner layer circuit, a connection land 3 of an electronic component and the like only on the back surface (lower surface) side of the double-sided copper-clad laminate 1 by a photographic method or a printing method. It is.
The above steps are referred to as a first step, and the inner layer circuit conductor B on the back surface of the upper wiring board 1A is formed.
[0010]
Then, as shown in FIG. 1C, an adhesive layer 13 is formed on the insulating resin surface on the upper side of the single-sided copper-clad laminate 1 with a semi-cured prepreg, an adhesive, an adhesive sheet, or the like. The process of manufacturing the lower wiring board 1B by forming a through hole 14 having a specified shape at a predetermined position of the single-sided copper-clad laminate 1 by press working, router working, milling, or the like is referred to as a second step.
In addition, it is preferable to use a low-flow type adhesive sheet in which the flow of the adhesive into the through hole 14 is small as the adhesive layer 13.
In the second step of manufacturing the lower wiring board 1B, a double-sided copper-clad laminate is applied instead of the single-sided copper-clad laminate, and the multilayered structure is increased by laminating the upper wiring board via a prepreg. You can also.
[0011]
Next, a post-process of Example 1 of the method for manufacturing a printed wiring board of the present invention will be described with reference to FIG.
As shown in FIG. 2D, the lower wiring board 1B formed in the second step is placed on the back side of the upper wiring board 1A formed in the first step via the adhesive layer 13 in the semi-cured state. Heat-compression bonding and lamination integration.
As the above-mentioned thermocompression bonding conditions, the pressure was set to a pressure of 50 to 70 kgf / cm 2 , which is about twice the normal pressure, and a heating condition of about 140 ° C. to 180 ° C. for 60 minutes.
Next, as shown in FIG. 2E, a desired NC hole 12 penetrating the upper wiring board 1A and the lower wiring board 1B is formed at a predetermined position.
[0012]
Then, as shown in FIG. 2 (f), electroless plating and electrolytic plating are performed to form through holes 4 for electrically connecting the conductors on the front and back surfaces of the integrated substrate and connection terminals for chip-type electronic components. A through hole 4 is formed as an end surface electrode.
Then, the inner layer circuit conductor inside the electronic component housing hole and the inner layer circuit conductor such as the connection land 3 of the electronic component are subjected to a through-hole plating step, a step of forming an outer layer circuit conductor on the surface of the wiring board, and a step of noble metal. In the plating process, etc., the inner layer circuit conductors are removed from the plating and etching so that the inner layer circuit conductors inside the already formed electronic component storage holes do not cause circuit defects or quality defects due to contamination or damage due to plating adhesion or etching. For protection, a filling resin 15 such as a thermosetting resin or an ultraviolet curable resin is filled in the inside of the hole 16 of the inverted recess which is opened to one side in the inverted recess so that the end of the hole 16 of the inverted recess is almost covered. Fill.
[0013]
Then, as shown in FIG. 2 (g), the upper and lower wiring boards 1A and 1B are laminated and integrated on the entire surface of the front and back outer layers of the multilayer wiring board by a printing method or a photographic method. After forming an etching resist and forming predetermined outer layer circuit conductors, connection lands 3 of electronic components and the like by etching, the filling resin is dissolved and removed to manufacture a multilayer wiring board.
The three-dimensional wiring according to the first embodiment, which is a multilayer wiring board of an integrated board, is formed by forming the outer layer circuit conductor A on the upper surface of the upper wiring board 1A and the outer layer circuit conductor C on the lower back surface of the lower wiring board 1B in this manner. The plate 18 is manufactured.
Incidentally, it is common to form a nickel-plated or gold-plated layer on the inner layer circuit conductor inside the electronic component storage hole, the connection land 3 of the electronic component, etc. so that the connection with the electronic component is good (FIG. Not shown).
[0014]
The substrate of the upper wiring board 1A and the lower wiring board 1B of the three-dimensional wiring board of the present invention is made of a thermosetting resin such as an epoxy resin, a phenol resin, a polyester resin, a polyimide resin, or a BT resin resin. A substrate made of a material obtained by impregnating a base material of inorganic fibers such as silicon, organic fibers such as polyester, polyamide, polyimide and polyacryl, and natural fibers such as cotton and paper can be selected.
Although the embodiments of the present invention have been described in detail with reference to a three-layer planar wiring board, the present invention can be applied to a method of manufacturing a multilayer planar wiring board having three or more layers.
[0015]
Next, a method for manufacturing the three-dimensional wiring board 18 according to the second embodiment will be described with reference to FIGS.
FIG. 3A is the same as the first embodiment. Next, in the process shown in FIG. 3B, the inside of the through hole 4 of the first embodiment is filled with a filler 6 to form a non-through conduction hole 7. Electroless plating or electrolytic plating is used to form a second plating layer in contact with the non-through conductive hole 7 on the end surface on the through conductive hole 7, that is, it is desired to penetrate the double-sided copper-clad laminate 1 in addition to the flat through hole 7A. After the NC holes 12 are drilled as specified, circuit conductors and connection lands 3 are formed only on the back (lower) side of the double-sided copper-clad laminate 1.
[0016]
FIG. 3C shows the use of a copper foil 11 with an adhesive resin 13 in order to efficiently and inexpensively manufacture a thin, high-density three-dimensional wiring board 18.
In order to mount the chip-type electronic component on a copper foil 11 material with an adhesive resin 13, for example, a copper foil material with an adhesive resin which is a copper-clad film body, a through hole 14 having a specified shape is pressed at a predetermined position. The step of manufacturing the lower wiring board 1B by forming by router processing, milling processing, laser processing, or the like is defined as a second step.
The thickness of the lower wiring board 1B needs to be slightly larger than the thickness of the chip-type electronic component in order to mount the chip-type electronic component inside the through hole 14.
That is, the thickness of the lower wiring board 1B is often set to 0.2 mm to 1.0 mm.
[0017]
Then, a post-process of the method for manufacturing a three-dimensional wiring board according to the second embodiment of the present invention will be described with reference to FIG.
As shown in FIG. 4 (d), the lower wiring board 1B of the copper foil 11 with the adhesive resin 13 formed in the second step is mounted on the back (lower) side of the upper wiring board 1A formed in the first step. Then, they are laminated and integrated by heating and pressure bonding via an adhesive resin 13 in a semi-cured state to form a multilayer wiring board.
On the back (lower) side of the three-dimensional wiring board 18, a hole 16 of an inverted recess for mounting a chip-type electronic component is formed.
[0018]
Next, as shown in FIG. 4 (e), laser light is irradiated from above the NC hole 12 penetrating the upper wiring board 1A using the NC hole 12 as a shielding mask, and the copper foil 11 on the rear surface side of the lower wiring board 1B is irradiated. Until then, the semi-cured adhesive resin 13 is removed to form the non-through hole 2 in which one lower surface of the lower wiring board 1B is closed with only the metal conductor.
[0019]
Then, as shown in FIG. 4 (f), an upper wiring board 1A and a lower wiring board 1B are laminated, laminated and integrated, and then subjected to electroless plating and electrolytic plating to obtain the front and back of the multilayer wiring board as an integrated substrate. A non-through conductive hole 8 is formed in which one lower surface of the lower side of the lower wiring board 1B for electrically connecting the copper foils on both sides is closed with a metal conductor only.
The non-through conductive hole 8 whose one end face is closed only with a metal conductor has a hollow inside, and one end face as an end face electrode for use as a connection terminal of a chip-type electronic component is closed with only the metal conductor. The non-through conduction hole 8 is formed.
Next, a filling resin 15 is sufficiently filled into the hole 16 of the inverted recess for mounting the chip-type electronic component of the lower wiring board 1B by a roll coater method, a squeegee printing method, a dispenser method, etc., and then dried and polished. Thus, the metal conductor on the lower surface of the lower wiring board 1B is made substantially flat.
[0020]
Then, as shown in FIG. 4 (g), the upper and lower wiring boards 1A and 1B are laminated and integrated on the entire surface of both front and back outer layers of the multilayer wiring board by a printing method or a photographic method. This is a step of forming an etching resist, forming predetermined circuit conductors, connection lands 3 of electronic components, and the like by etching, dissolving and removing the filling resin, and manufacturing a multilayer wiring board by a subtractive method.
By forming the outer circuit conductors A on the upper surface of the upper wiring board 1A and the outer circuit conductors C on the lower rear surface of the lower wiring board 1B, a multilayer wiring board of an integrated board is manufactured.
A substantially central portion of the non-through conductive hole 8 in which one end face in which the inside of the hole is hollow is closed with only the metal conductor is cut and divided, and a chip-type electronic component having the end face electrode 5 exposed is mounted outside. To manufacture a three-dimensional wiring board 18 according to the second embodiment.
In other words, the inside of the two holes, the through hole 4 for electrically connecting the conductors on both the front and back surfaces of the integrated substrate of Example 1 and the through hole 4 as the end face electrode 5 which is the connection terminal of the wiring board, is hollowed out. One end face can be replaced with one of the non-through conduction holes 8 closed only by the metal conductor.
In the method of manufacturing the three-dimensional wiring board 18 according to the second embodiment, the outer layer surface circuit conductor may be formed by an additive method.
[0021]
Based on FIG. 5, a method of mounting electronic components on a three-dimensional wiring board 18 of an integrated substrate to form a module substrate and a state in which the module substrate is mounted on a motherboard 40 will be described in detail.
The chip-type electronic component 30 or the hybrid IC is formed on the connection land 3 of the electronic component formed on the upper surface of the three-dimensional wiring board 18 of the second embodiment described above with reference to FIGS. For example, the surface of the chip-type electronic component 30 that is thinner than the depth of the inverted concave portion is soldered to the connection land 3 of the electronic component formed on the inner bottom surface exposed in the electronic component housing 20 by soldering. The electronic component can be mounted and mounted on a connection pad of a ball grid array (BGA) such as a solder ball by electrical connection and mechanical fixing.
[0022]
Then, both sides of the three-dimensional wiring board 18, that is, the flat surface of the upper part of the three-dimensional wiring board 18 of the integrated substrate and the electronic component housing 20 of the inverted concave structure on the back side of the three-dimensional wiring board 18, The module substrate completed by mounting and mounting the electronic component 30 is connected to the connection land of the outer layer circuit conductor C on the lower side of the three-dimensional wiring board 18 with the electronic component housing 20 in the inverted recess of the three-dimensional wiring board 18 as the lower side. Are mounted in close contact with the connection terminals 45 of the motherboard 40, and are connected to the end surface electrodes 5 of the module substrate by solder 35 to be closely attached and mounted.
Further, the three-dimensional wiring board 18 having the concave portion of the inverted concave structure according to the present invention has a surface outer layer circuit conductor C formed on the lower side, and forms connection lands, BGA connection pads, connection electrode terminal portions, and the like. Then, direct electrical connection with the connection terminal 45 of the motherboard 40 can be achieved by soldering, wire bonding, or the like.
[0023]
【The invention's effect】
As described above, the method for manufacturing a flat wiring board of the present invention has the following effects.
(1) In a three- or more-layer three-dimensional wiring board, various electronic components are mounted on the outer layer circuit conductor on the upper surface, and the inside of the hole opened to the outside of the inverted recess on the lower back surface of the three-dimensional wiring board. Various types of chip-type electronic components are mounted on the exposed flat inner layer circuit conductors so that they do not protrude from the bottom side of the lower surface of the three-dimensional wiring board, and the chip-type electronic components are stored at high density. And a method for manufacturing a three-dimensional wiring board that can be provided.
(2) Non-through conduction in which through-holes are filled with a filler to electrically connect the outer layer circuit conductor on the upper surface of the integrated substrate and the inner layer circuit conductor exposed in the electronic component housing portion of the inverted recess on the lower rear surface. Manufacture of three-dimensional wiring boards on which electronic components can be mounted at high density by applying flat through holes that form metal conductor layers on both end surfaces of the holes, and using both end surfaces of the non-through conduction holes as connection lands. Is the way.
(3) The central part of the non-through conductive hole, in which the inside of the hole is hollowed out, is cut and divided in order to electrically connect the conductors on both the front and back surfaces of the multilayer wiring board and to use it as the end face electrode of the wiring board. A three-dimensional wiring board having an end face electrode exposed to the outside can be provided.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view of a pre-process explaining a method for manufacturing a three-dimensional wiring board of Example 1.
FIG. 2 is a cross-sectional view of a post-process explaining a method for manufacturing a three-dimensional wiring board of Example 1.
FIG. 3 is a cross-sectional view of a pre-process illustrating a method for manufacturing a three-dimensional wiring board of Example 2.
FIG. 4 is a cross-sectional view of a post-process explaining a method for manufacturing a three-dimensional wiring board of Example 2.
FIG. 5 is a cross-sectional view illustrating a state in which chip-type electronic components are mounted on a three-dimensional wiring board and mounted on a motherboard.
FIG. 6 is a cross-sectional view illustrating a state in which a chip-type electronic component is mounted on a conventional planar wiring board and mounted on a motherboard.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 ... Copper-clad laminate 2 ... Non-through hole 3 ... Connection land 4 ... Through hole 5 ... End face electrode 6 ... Filling 7 ... Non-through conduction hole 7A ... Flat through hole 8 ... One end face was closed only by metal conductor. Non-through conduction hole 10 ... Planar wiring board 11 ... Copper foil 12 ... NC hole 13 ... Resin 14 ... Through hole 15 ... Filled resin 16 ... Reverse recessed hole 18 ... Three-dimensional wiring board 20 ... Electronic component housing 30 ... Chip Shaped electronic components 35 solder 40 motherboard 45 connection terminals.

Claims (2)

両面銅張り積層板の両面を電気的に接続するスルーホールを設け、このスルーホール内に充填物を充填してなる非貫通導通穴の両端面に金属導体層を形成する工程と、前記銅張り積層板の裏面側のみに内層回路となる回路導体や接続ランドを形成する工程と、からなる上部配線板を製造する第1工程と、
片面銅張り積層板の絶縁樹脂面に接着剤層を形成する工程と、電子部品収納部となる貫通穴を形成する工程と、からなる下部配線板を製造する第2工程と、
前記の第1工程と第2工程とを分けて製造した後、前記の上部配線板の裏面側に下部配線板の接着剤層を介して下部配線板を加熱圧着して一体化する工程と、この一体化した配線板の逆凹部形状の電子部品収納部に穴埋め樹脂を充填・乾燥する工程と、該一体化配線板に外層回路導体を形成する工程と、電子部品収納部の穴埋め樹脂を除去する工程と、からなる一体化した配線板に外層回路導体を形成する第3工程と、からなることを特徴とする立体形配線板の製造方法。
Providing a through-hole for electrically connecting both sides of the double-sided copper-clad laminate, forming metal conductor layers on both end surfaces of a non-through conductive hole formed by filling a filler in the through-hole; Forming a circuit conductor or connection land to be an inner layer circuit only on the back surface side of the laminate; a first step of manufacturing an upper wiring board;
A second step of manufacturing a lower wiring board, comprising: a step of forming an adhesive layer on the insulating resin surface of the single-sided copper-clad laminate; and a step of forming a through hole serving as an electronic component housing portion.
After manufacturing the first step and the second step separately, a step of heat-pressing and integrating the lower wiring board on the back side of the upper wiring board via an adhesive layer of the lower wiring board; A step of filling and drying a filling resin in the inverted concave-shaped electronic component storage portion of the integrated wiring board; a step of forming an outer layer circuit conductor in the integrated wiring board; and removing the filling resin in the electronic component storage section. And a third step of forming an outer layer circuit conductor on the integrated wiring board comprising the steps of: (a) forming a three-dimensional wiring board;
両面銅張り積層板の両面を電気的に接続するスルーホールを設け、このスルーホール内に充填物を充填してなる非貫通導通穴の両端面に金属導体層を形成する工程と、前記銅張り積層板の裏面側のみに内層回路となる回路導体や接続ランドを形成する工程と、からなる上部配線板を製造する第1工程と、
接着剤樹脂付き銅箔材に電子部品収納部となる貫通穴を形成する下部配線板を製造する第2工程と、
前記の第1工程と第2工程とを分けて製造した後、前記の上部配線板の裏面側に下部配線板の接着剤樹脂を介して下部配線板を加熱圧着し一体化する工程と、この一体化した配線板の逆凹部形状の電子部品収納部に穴埋め樹脂を充填・乾燥する工程と、該一体化配線板に外層回路導体を形成する工程と、電子部品収納部の穴埋め樹脂を除去する工程と、からなる一体化した配線板に外層回路導体を形成する第3工程と、からなることを特徴とする立体形配線板の製造方法。
Providing a through-hole for electrically connecting both sides of the double-sided copper-clad laminate, forming metal conductor layers on both end surfaces of a non-through conductive hole formed by filling a filler in the through-hole; Forming a circuit conductor or connection land to be an inner layer circuit only on the back surface side of the laminate; a first step of manufacturing an upper wiring board;
A second step of manufacturing a lower wiring board for forming a through hole serving as an electronic component housing portion in a copper foil material with an adhesive resin;
After the first step and the second step are separately manufactured, a step of heat-pressing and integrating the lower wiring board on the back surface side of the upper wiring board via an adhesive resin of the lower wiring board; A step of filling and drying a filling resin in an inverted concave-shaped electronic component storage portion of the integrated wiring board; a step of forming an outer layer circuit conductor in the integrated wiring board; and removing the filling resin in the electronic component storage portion. And a third step of forming an outer layer circuit conductor on the integrated wiring board comprising the steps of: (a) producing a three-dimensional wiring board;
JP2000142794A 2000-05-16 2000-05-16 Manufacturing method of three-dimensional wiring board Expired - Fee Related JP3582645B2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2000142794A JP3582645B2 (en) 2000-05-16 2000-05-16 Manufacturing method of three-dimensional wiring board
TW090111486A TW511409B (en) 2000-05-16 2001-05-14 Printed wiring board having cavity for mounting electronic parts therein and method for manufacturing thereof
KR10-2001-0026442A KR100447554B1 (en) 2000-05-16 2001-05-15 Printed wiring board having cavity
US09/855,671 US6555756B2 (en) 2000-05-16 2001-05-16 Printed wiring board having cavity for mounting electronic parts therein and method for manufacturing thereof
CNB011191023A CN1198486C (en) 2000-05-16 2001-05-16 Printed-wiring board with cavity for mounting electronic component and manufacture thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000142794A JP3582645B2 (en) 2000-05-16 2000-05-16 Manufacturing method of three-dimensional wiring board

Publications (2)

Publication Number Publication Date
JP2001326461A JP2001326461A (en) 2001-11-22
JP3582645B2 true JP3582645B2 (en) 2004-10-27

Family

ID=18649699

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000142794A Expired - Fee Related JP3582645B2 (en) 2000-05-16 2000-05-16 Manufacturing method of three-dimensional wiring board

Country Status (1)

Country Link
JP (1) JP3582645B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5655244B2 (en) * 2010-11-01 2015-01-21 新光電気工業株式会社 WIRING BOARD AND METHOD FOR MANUFACTURING SAME, SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME
US8114712B1 (en) * 2010-12-22 2012-02-14 General Electric Company Method for fabricating a semiconductor device package
CN108323002B (en) * 2017-01-16 2022-10-28 中兴通讯股份有限公司 Printed circuit board and method

Also Published As

Publication number Publication date
JP2001326461A (en) 2001-11-22

Similar Documents

Publication Publication Date Title
US6555756B2 (en) Printed wiring board having cavity for mounting electronic parts therein and method for manufacturing thereof
KR100688769B1 (en) Chip embedded printed circuit board by plating and manufacturing method thereof
CN102150482B (en) Wiring board with built-in electronic component and method for manufacturing the wiring board
JP4767269B2 (en) Method for manufacturing printed circuit board
JP5100081B2 (en) Electronic component-mounted multilayer wiring board and manufacturing method thereof
KR100688768B1 (en) Chip embedded printed circuit board and its manufacturing method
CN101609830B (en) Printed circuit board including electronic component embedded therein and method of manufacturing the same
WO2010007704A1 (en) Flex-rigid wiring board and electronic device
KR20140079203A (en) Embedded package and method for manufacturing the same
JP2003031955A (en) Multilayer board with built-in electronic components, method of manufacturing the same, and metal core board used for the same
KR100747022B1 (en) Embedded printed circuit board and its manufacturing method
JP3582645B2 (en) Manufacturing method of three-dimensional wiring board
JPH1041631A (en) Method for manufacturing high-density mounting substrate with chip embedded structure
JPH05343856A (en) Multilayer printed wiring board and manufacture thereof
JP5172410B2 (en) Manufacturing method of wiring board with built-in components
JP4814129B2 (en) Wiring board with built-in components, Wiring board built-in components
KR100752017B1 (en) Manufacturing method of printed circuit board
JP2001077536A (en) Printed wiring board with built-in electronic circuit and method of manufacturing the same
JPH01183196A (en) Manufacture of multilayer printed wiring board device
JP4207654B2 (en) Printed wiring board with built-in capacitor
JP2001274530A (en) Printed wiring board
JP2004063956A (en) Printed wiring board and method of manufacturing the same
JP2020150094A (en) Printed wiring board and its manufacturing method
JP2002319760A (en) Wiring board manufacturing method
JP2006049457A (en) Wiring board with built-in parts and manufacturing method thereof

Legal Events

Date Code Title Description
TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040708

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040721

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070806

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080806

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080806

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090806

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees