Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3589093B2 - TAB tape with heat sink and reinforcing plate and semiconductor device - Google Patents
[go: Go Back, main page]

JP3589093B2 - TAB tape with heat sink and reinforcing plate and semiconductor device - Google Patents

TAB tape with heat sink and reinforcing plate and semiconductor device Download PDF

Info

Publication number
JP3589093B2
JP3589093B2 JP17075799A JP17075799A JP3589093B2 JP 3589093 B2 JP3589093 B2 JP 3589093B2 JP 17075799 A JP17075799 A JP 17075799A JP 17075799 A JP17075799 A JP 17075799A JP 3589093 B2 JP3589093 B2 JP 3589093B2
Authority
JP
Japan
Prior art keywords
tab tape
bonding pad
pad portion
device hole
solder resist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP17075799A
Other languages
Japanese (ja)
Other versions
JP2000357760A (en
Inventor
幸雄 鈴木
達也 大高
智夫 大森
茂治 高萩
修 吉岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Cable Ltd
Original Assignee
Hitachi Cable Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Cable Ltd filed Critical Hitachi Cable Ltd
Priority to JP17075799A priority Critical patent/JP3589093B2/en
Publication of JP2000357760A publication Critical patent/JP2000357760A/en
Application granted granted Critical
Publication of JP3589093B2 publication Critical patent/JP3589093B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Wire Bonding (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、スティフナと称される放熱板兼補強板の付いたTAB(Tape Automated Bonding)テープ及びこれを用いたテープBGA(Ball Grid Array )半導体装置に関するものである。
【0002】
【従来の技術】
従来のT−BGA(Tape BGA)構造の半導体装置を図5に示す。これは、図6の如くポリイミド樹脂製絶縁フィルム1の片面に、半田ボールパッド部21、ボンディングパッド部3及び引き回しリード部22を含む導体回路パターン2を付けたTABテープ20を、接着剤5を介して、中央部に半導体チップ搭載用の凹部6aを設けてあるスティフナ6と貼り合わせた構造を有する。そして、上記スティフナ6の凹部6aに接着剤を用いて半導体チップ9を貼り付け、この半導体チップ9の電極と前記ボンディングパッド部3とをボンディングワイヤ8にて結線し、さらに前記半導体チップ9とボンディングワイヤ8とを封止樹脂10によって封止することで構成される。なお、半田ボールパッド部21上には半田ボール7が搭載される。
【0003】
図6の斜線部は、TABテープ20の表面のうち、ソルダーレジスト4の設けられている領域を示す。配線の保護を目的とした絶縁材料からなるソルダーレジスト4は、図示するようにTABテープ20の全域に設けられるのではない。中央のデバイスホール26の周辺に集約的に位置するインナーリードから成るボンディングパッド部3及びそれよりデバイスホール26側の領域には、ソルダーレジスト4が設けられていない。また、ハンダボールパッド部21はソルダーレジスト4の存在しない領域によって円形状に形成されている。
【0004】
このように、現在のところT−BGA構造の半導体装置に用いられるTABテープには、ボンディングパッド部3から内側(凹部6aによるキャビティ側)の領域にはソルダーレジストが塗布されていない。
【0005】
【発明が解決しようとする課題】
しかしながら、TABテープのボンディングパッド部3から内側(キャビティ側)にソルダーレジストが塗布されていないことに起因して、次のような課題が存在している。即ち、従来の半導体装置では、図7に示すように、TABテープ20とスティフナ6を接着する際、上記ソルダーレジスト4が塗布されていないところでは段差面となる。このために、ラミネートロール17から十分に圧力がかからず、圧着不足によりTABテープ20とスティフナ6との間に存在する空気が十分逃げられず、ボイドが入ってしまい、基板への表面実装時のリフローによる熱がかかった時、ボイドが膨張しTABテープ20とスティフナ6の間で剥離が生じる可能性がある。
【0006】
そこで、本発明の目的は、上記課題を解決し、TABテープとスティフナとの接合面での剥離を防ぎ、更なる信頼性の向上を実現した放熱板兼補強板付きTABテープ及びT−BGA半導体装置を提供することにある。
【0007】
【課題を解決するための手段】
上記目的を達成するため、本発明は、次のように構成したものである。
【0008】
(1)請求項1に記載の放熱板兼補強板付きTABテープは、中央部にデバイスホールを有する樹脂製絶縁フィルムの片面に、半田ボールパッド部、ボンディングパッド部及び引き回しリード部を含む導体回路パターンを有し、前記ボンディングパッド部が前記デバイスホールの周辺に位置するTABテープであって、前記TABテープの樹脂製絶縁フィルムの導体回路パターンを有しない他方面に対し、接着剤を介して、中央部に半導体チップ搭載用の凹部を設けてあるスティフナと貼り合わせた放熱板兼補強板付きTABテープにおいて、前記デバイスホール周辺の前記ボンディングパッド部の端部を含む領域に、前記引き回しリード部の存在する領域のソルダーレジストとほぼ同じ高さにソルダーレジストを塗布した構成のものである。
【0009】
(2)請求項2に記載の半導体装置は、中央部にデバイスホールを有する樹脂製絶縁フィルムの片面に、半田ボールパッド部、ボンディングパッド部及び引き回しリード部を含む導体回路パターンを有し、前記ボンディングパッド部が前記デバイスホールの周辺に位置するTABテープであって、前記TABテープの樹脂製絶縁フィルムの導体回路パターンを有しない他方面に対し、接着剤を介して、中央部に半導体チップ搭載用の凹部を設けてあるスティフナと貼り合わせ、そのスティフナの凹部に半導体チップを設け、その半導体チップの電極と前記ボンディングパット部をボンディングワイヤにて結線した半導体装置において、前記TABテープにおける前記デバイスホール周辺の前記ボンディングパッド部の端部を含む領域に、前記引き回しリード部の存在する領域のソルダーレジストとほぼ同じ高さにソルダーレジストを塗布した構成のものである。
【0010】
上記請求項1、2に記載する本発明の特徴は、通常はソルダーレジストを塗布しないデバイスホール周辺のボンディングパッド部の端部を含む領域に、前記引き回しリード部の存在する領域のソルダーレジストと同様にソルダーレジストを塗布することにより少なくともボンディングパッド部の端部にも厚みを持たせ、厚みの差による部分的な圧着不足を解消したことにある。これにより、TABテープをスティフナとの接合面でのボイドの発生による剥離を防ぐことができ、放熱板兼補強板付きTABテープ及びT−BGA半導体装置の更なる信頼性の向上を実現することができる。
【0011】
【発明の実施の形態】
以下、本発明を図示の実施形態に基づいて説明する。
【0012】
図1に、本発明のT−BGA構造の半導体装置の形態を示す。
【0013】
中央にデバイスホールが形成された厚さ100μm以下のポリイミド樹脂製絶縁フィルム1から成るTAB基材の片面に、導体回路パターン2として厚さ35μm以下の回路基板の役割を持つ銅箔を貼り付け、これによりTABテープ20が構成されている。この実施形態の場合、厚さ50μmのユーピレックス(宇部興産株式会社のポリイミドフィルムの商品名)の片面に、熱硬化性接着剤で厚さ25μmの銅箔による導体回路パターン2を接着している。この導体回路パターン2は、図6に示すように外部接続用の半田ボールパッド部21と、半導体チップ9の電極と接続するためのボンディングパッド部3及び両者間を結ぶ引き回しリード部22を具備している。
【0014】
TABテープ20の表面領域のうち、ボンディングパッド部3より外側の領域は、全てソルダーレジスト4で覆われている。また、デバイスホール26周辺のボンディングパッド部3の端部を含む領域25(図6参照)も他の領域と同様にソルダーレジスト40が塗布され、少なくともボンディングパッド部3の端部の高さを図2のA部に示す如く引き回しリード部の存在する領域のソルダーレジスト4とほぼ同じにしてボンディングパッド部3内外の領域での段差をなくしている
【0015】
次に、上記TABテープ20は、接着剤5を介して、中央部に半導体チップ搭載用の凹部6aを設けてあるスティフナ6と貼り合わせられる。これは図3に示すように、ラミネートロール17でTABテープ20をスティフナ6に圧着することで行われる。この圧着に際し、デバイスホール26周辺のボンディングパッド部3の端部を含む領域25(図6)にも、導体回路パターン2における引き回しリード部の存在する領域のソルダーレジスト4と同様にソルダーレジスト40が塗布され、少なくともボンディングパッド部3の端部の高さが導体回路パターン2の存在する領域における引き回しリード部のソルダーレジスト4とほぼ同じになっているので、ボンディングパッド部3より外側の領域と内側の領域25との間の段差がなくなってラミネートロール17から十分に圧力がかかり、ボイドの発生が防止される。
【0016】
上記スティフナ6と貼り合わせたTABテープ20を用いて、T−BGA半導体装置が次のようにして製造される。即ち、図1の如くスティフナ6の凹部6aに接着剤で貼り付けて半導体チップ9を搭載する。そして、この半導体チップ9の電極と上記ボンディングパッド部3とをボンディングワイヤ8にて結線し、さらに上記半導体チップ9とボンディングワイヤ8とを封止樹脂10によって封止する。さらに、格子状に設けてある半田ボールパッド部21上に半田ボール7をそれぞれ搭載する。これによりT−BGA半導体装置が製造される。
【0017】
実際に、図4に示すように、ワイヤボンディングパッド部3の露出幅Wを0.2〜1.2mmとし、パッド側のソルダーレジスト塗布部幅Dを0.1mm以上取った構造としたところ、ボイドの発生によるTABテープ20とスティフナ6間での剥離は皆無となり、極めて高い信頼性を得ることができた。
【0018】
【発明の効果】
以上説明したように本発明の放熱板兼補強板付きTABテープ及び半導体装置によれば、TABテープの樹脂性絶縁フィルムの導体回路パターンを有しない他方面をスティフナに貼り合わせ、樹脂性絶縁フィルムの一方面のボンディングパッド部の端部を含む領域に、引き回しリード部の存在する領域のソルダーレジストとほぼ同じ高さのソルダーレジストを塗布したため、厚みの差による部分的な圧着不足を解消したのでTABテープとスティフナとの接合面でのボイドの発生が防止され、剥離をなくすことができる。従って、放熱板兼補強板付きTABテープ及びT−BGA半導体装置の更なる信頼性の向上を実現することができる。
【図面の簡単な説明】
【図1】本発明のT−BGA半導体装置の断面図である。
【図2】本発明の放熱板兼補強板付きTABテープの断面図である。
【図3】本発明の放熱板兼補強板付きTABテープの圧着工程を示す断面図である。
【図4】図3の部分拡大図である。
【図5】従来のT−BGA半導体装置の断面図である。
【図6】従来の放熱板兼補強板付きTABテープの部分平面図である。
【図7】従来の放熱板兼補強板付きTABテープの圧着工程を示す断面図である。
【符号の説明】
1 ポリイミド樹脂製絶縁フィルム
2 導体回路パターン
3 ボンディングパッド部
4、40 ソルダーレジスト
5 接着剤
6 スティフナ
6a 凹部
7 半田ボール
8 ボンディングワイヤ
9 半導体チップ
10 封止樹脂
20 TABテープ
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a TAB (Tape Automated Bonding) tape having a radiator plate and a reinforcing plate called a stiffener, and a tape BGA (Ball Grid Array) semiconductor device using the same.
[0002]
[Prior art]
FIG. 5 shows a conventional semiconductor device having a T-BGA (Tape BGA) structure. As shown in FIG. 6, a TAB tape 20 having a conductor circuit pattern 2 including a solder ball pad portion 21, a bonding pad portion 3, and a lead 22 on one surface of a polyimide resin insulating film 1 as shown in FIG. It has a structure in which it is bonded to a stiffener 6 having a recess 6a for mounting a semiconductor chip in the center through the center. Then, a semiconductor chip 9 is attached to the concave portion 6a of the stiffener 6 using an adhesive, the electrodes of the semiconductor chip 9 and the bonding pad portions 3 are connected by bonding wires 8, and the semiconductor chip 9 is further bonded to the semiconductor chip 9. It is configured by sealing the wire 8 with a sealing resin 10. The solder ball 7 is mounted on the solder ball pad 21.
[0003]
The hatched portion in FIG. 6 indicates a region on the surface of the TAB tape 20 where the solder resist 4 is provided. The solder resist 4 made of an insulating material for the purpose of protecting the wiring is not provided on the entire area of the TAB tape 20 as illustrated. The solder resist 4 is not provided in the bonding pad portion 3 composed of inner leads intensively located in the periphery of the central device hole 26 and in a region on the device hole 26 side therefrom. Further, the solder ball pad portion 21 is formed in a circular shape by a region where the solder resist 4 does not exist.
[0004]
As described above, at present, the solder resist is not applied to the area inside the bonding pad portion 3 (the cavity side by the concave portion 6a) in the TAB tape used for the semiconductor device having the T-BGA structure.
[0005]
[Problems to be solved by the invention]
However, the following problem exists due to the fact that the solder resist is not applied to the inside (the cavity side) from the bonding pad section 3 of the TAB tape. That is, in the conventional semiconductor device, as shown in FIG. 7, when the TAB tape 20 and the stiffener 6 are bonded, a step surface is formed where the solder resist 4 is not applied. For this reason, sufficient pressure is not applied from the laminating roll 17, air existing between the TAB tape 20 and the stiffener 6 cannot be sufficiently escaped due to insufficient pressure bonding, and voids are formed, so that when the surface is mounted on the substrate, When the reflow heat is applied, the voids may expand and peel off may occur between the TAB tape 20 and the stiffener 6.
[0006]
Therefore, an object of the present invention is to solve the above-mentioned problems, prevent separation at the joint surface between the TAB tape and the stiffener, and further improve the reliability of the TAB tape with a heat sink and a reinforcing plate and a T-BGA semiconductor. It is to provide a device.
[0007]
[Means for Solving the Problems]
In order to achieve the above object, the present invention is configured as follows.
[0008]
(1) The TAB tape with a heat radiating plate and a reinforcing plate according to claim 1, wherein the conductor circuit includes a solder ball pad portion, a bonding pad portion, and a routing lead portion on one surface of a resin insulating film having a device hole in a central portion. Having a pattern, the bonding pad portion is a TAB tape positioned around the device hole, and the other surface of the TAB tape having no conductor circuit pattern of a resin insulating film is bonded via an adhesive, In a TAB tape with a radiator plate and a reinforcing plate bonded to a stiffener having a concave portion for mounting a semiconductor chip in a central portion, a region including an end portion of the bonding pad portion around the device hole is provided with the leading lead portion. It has a configuration in which the solder resist is applied at almost the same height as the solder resist in the existing area
[0009]
(2) The semiconductor device according to claim 2, further comprising a conductive circuit pattern including a solder ball pad portion, a bonding pad portion, and a routing lead portion on one surface of a resin insulating film having a device hole at a center portion. A semiconductor chip is mounted on the center of the TAB tape via an adhesive on the other side of the TAB tape having no conductive circuit pattern, the bonding pad being located around the device hole. In a semiconductor device in which a semiconductor chip is provided in a concave portion of the stiffener and an electrode of the semiconductor chip is connected to the bonding pad portion with a bonding wire, the device hole in the TAB tape is provided. In a region including an end of the peripheral bonding pad portion, Solder resist existing area of the feeder turning lead portion to be of the configuration coated with solder resist at substantially the same height.
[0010]
The feature of the present invention described in the above claims 1 and 2 is that the solder resist in the region including the end of the bonding pad portion around the device hole where the solder resist is not normally applied is the same as the solder resist in the region where the leading lead exists. At least in the end portion of the bonding pad portion to have a thickness, in that it has eliminated the partial crimping shortage due to the difference in thickness by applying a solder resist. As a result, it is possible to prevent the TAB tape from peeling due to the generation of voids at the joint surface with the stiffener, and to further improve the reliability of the TAB tape with a heat sink and a reinforcing plate and the T-BGA semiconductor device. it can.
[0011]
BEST MODE FOR CARRYING OUT THE INVENTION
Hereinafter, the present invention will be described based on the illustrated embodiments.
[0012]
FIG. 1 shows an embodiment of a semiconductor device having a T-BGA structure according to the present invention.
[0013]
A copper foil having a role of a circuit board having a thickness of 35 μm or less is adhered as a conductive circuit pattern 2 to one surface of a TAB base made of a polyimide resin insulating film 1 having a thickness of 100 μm or less in which a device hole is formed in the center, Thus, the TAB tape 20 is configured. In the case of this embodiment, a conductor circuit pattern 2 made of copper foil having a thickness of 25 μm is adhered to one surface of a 50 μm thick Iupirex (trade name of polyimide film of Ube Industries, Ltd.) with a thermosetting adhesive. As shown in FIG. 6, the conductor circuit pattern 2 includes a solder ball pad portion 21 for external connection, a bonding pad portion 3 for connection to an electrode of the semiconductor chip 9, and a lead portion 22 for connecting the two. ing.
[0014]
In the surface area of the TAB tape 20, the area outside the bonding pad portion 3 is entirely covered with the solder resist 4. Also, a region 25 (see FIG. 6) around the device hole 26 including the end of the bonding pad 3 is coated with the solder resist 40 similarly to the other regions, and at least the height of the end of the bonding pad 3 is shown. As shown in part A of FIG . 2 , the steps in the area inside and outside the bonding pad part 3 are eliminated by making them almost the same as the solder resist 4 in the area where the lead leads are present.
[0015]
Next, the TAB tape 20 is bonded via an adhesive 5 to a stiffener 6 having a recess 6a for mounting a semiconductor chip in the center. This is performed by pressing the TAB tape 20 to the stiffener 6 with the laminating roll 17 as shown in FIG. At the time of this pressure bonding , the solder resist 40 is also applied to the region 25 (FIG. 6) including the end of the bonding pad portion 3 around the device hole 26 in the same manner as the solder resist 4 in the region where the routing lead portion exists in the conductive circuit pattern 2 . Since it is applied and at least the height of the end portion of the bonding pad portion 3 is almost the same as the solder resist 4 of the lead portion in the region where the conductive circuit pattern 2 exists, the region outside the bonding pad portion 3 and the inside thereof There is no step between the first and second regions 25, and the pressure is sufficiently applied from the laminating roll 17 to prevent the occurrence of voids.
[0016]
Using the TAB tape 20 bonded to the stiffener 6, a T-BGA semiconductor device is manufactured as follows. That is, as shown in FIG. 1, the semiconductor chip 9 is mounted on the concave portion 6a of the stiffener 6 with an adhesive. Then, the electrodes of the semiconductor chip 9 and the bonding pad portions 3 are connected by bonding wires 8, and the semiconductor chip 9 and the bonding wires 8 are sealed with a sealing resin 10. Further, the solder balls 7 are respectively mounted on the solder ball pad portions 21 provided in a lattice shape. Thus, a T-BGA semiconductor device is manufactured.
[0017]
Actually, as shown in FIG. 4, the exposed width W of the wire bonding pad portion 3 was set to 0.2 to 1.2 mm, and the width D of the solder resist coating portion on the pad side was set to 0.1 mm or more. There was no peeling between the TAB tape 20 and the stiffener 6 due to generation of voids, and extremely high reliability was obtained.
[0018]
【The invention's effect】
As described above, according to the TAB tape with a heat sink and a reinforcing plate and the semiconductor device of the present invention, the other surface of the TAB tape having no conductive circuit pattern, which has no conductive circuit pattern, is bonded to the stiffener, Since the solder resist with almost the same height as the solder resist in the area where the wiring leads exist was applied to the area including the end of the bonding pad part on one side, partial insufficiency of pressure bonding due to the difference in thickness was resolved. The generation of voids at the joining surface between the TAB tape and the stiffener is prevented, and peeling can be eliminated. Therefore, it is possible to further improve the reliability of the TAB tape with the heat radiating plate and the reinforcing plate and the T-BGA semiconductor device.
[Brief description of the drawings]
FIG. 1 is a sectional view of a T-BGA semiconductor device of the present invention.
FIG. 2 is a sectional view of a TAB tape with a heat sink and a reinforcing plate of the present invention.
FIG. 3 is a cross-sectional view showing a pressure bonding step of the TAB tape with a heat sink and a reinforcing plate of the present invention.
FIG. 4 is a partially enlarged view of FIG. 3;
FIG. 5 is a sectional view of a conventional T-BGA semiconductor device.
FIG. 6 is a partial plan view of a conventional TAB tape with a heat sink and a reinforcing plate.
FIG. 7 is a cross-sectional view showing a pressure bonding step of a conventional TAB tape with a heat sink and a reinforcing plate.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Insulating film made of polyimide resin 2 Conductor circuit pattern 3 Bonding pad portion 4, 40 Solder resist 5 Adhesive 6 Stiffener 6a Depression 7 Solder ball 8 Bonding wire 9 Semiconductor chip 10 Sealing resin 20 TAB tape

Claims (2)

中央部にデバイスホールを有する樹脂製絶縁フィルムの一方面に、半田ボールパッド部、ボンディングパッド部及び引き回しリード部を含む導体回路パターンを有し、前記ボンディングパッド部が前記デバイスホールの周辺に位置するTABテープであって、前記TABテープの樹脂製絶縁フィルムの導体回路パターンを有しない他方面に対し、接着剤を介して、中央部に半導体チップ搭載用の凹部を設けてあるスティフナと貼り合わせた放熱板兼補強板付きTABテープにおいて、前記デバイスホール周辺の前記ボンディングパッド部の端部を含む領域に、前記引き回しリード部の存在する領域のソルダーレジストとほぼ同じ高さにソルダーレジストを塗布したことを特徴とする放熱板兼補強板付きTABテープ。On one surface of a resin insulating film having a device hole in the center, the solder ball pad portion, has a conductor circuit pattern including a bonding pad portion and the lead lead portions, the bonding pad portion is located around the said device hole A TAB tape, which is bonded to a stiffener having a concave portion for mounting a semiconductor chip in a central portion thereof via an adhesive, on the other surface of the insulating resin film of the TAB tape, which does not have a conductive circuit pattern . In a TAB tape with a heat sink and a reinforcing plate, a solder resist is applied to a region including an end of the bonding pad portion around the device hole, at a height substantially equal to a solder resist in a region where the routing lead portion exists. A TAB tape with a heat radiating plate and a reinforcing plate. 中央部にデバイスホールを有する樹脂製絶縁フィルムの一方面に、半田ボールパッド部、ボンディングパッド部及び引き回しリード部を含む導体回路パターンを有し、前記ボンディングパッド部が前記デバイスホールの周辺に位置するTABテープであって、前記TABテープの樹脂製絶縁フィルムの導体回路パターンを有しない他方面に対し、接着剤を介して、中央部に半導体チップ搭載用の凹部を設けてあるスティフナと貼り合わせ、そのスティフナの凹部に半導体チップを設け、その半導体チップの電極と前記ボンディングパット部をボンディングワイヤにて結線した半導体装置において、前記TABテープにおける前記デバイスホール周辺の前記ボンディングパッド部の端部を含む領域に、前記引き回しリード部の存在する領域のソルダーレジストとほぼ同じ高さにソルダーレジストを塗布したことを特徴とする半導体装置。On one surface of a resin insulating film having a device hole in the center, the solder ball pad portion, has a conductor circuit pattern including a bonding pad portion and the lead lead portions, the bonding pad portion is located around the said device hole A TAB tape , which is bonded to a stiffener having a concave portion for mounting a semiconductor chip in a central portion thereof via an adhesive, on the other surface of the resin insulating film of the TAB tape having no conductive circuit pattern , In a semiconductor device in which a semiconductor chip is provided in a concave portion of the stiffener and an electrode of the semiconductor chip is connected to the bonding pad portion with a bonding wire, an area including an end of the bonding pad portion around the device hole in the TAB tape. Then, the software in the area where the routing lead portion exists is Wherein a coated with a solder resist at substantially the same height as the Zehnder resist.
JP17075799A 1999-06-17 1999-06-17 TAB tape with heat sink and reinforcing plate and semiconductor device Expired - Fee Related JP3589093B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17075799A JP3589093B2 (en) 1999-06-17 1999-06-17 TAB tape with heat sink and reinforcing plate and semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17075799A JP3589093B2 (en) 1999-06-17 1999-06-17 TAB tape with heat sink and reinforcing plate and semiconductor device

Publications (2)

Publication Number Publication Date
JP2000357760A JP2000357760A (en) 2000-12-26
JP3589093B2 true JP3589093B2 (en) 2004-11-17

Family

ID=15910830

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17075799A Expired - Fee Related JP3589093B2 (en) 1999-06-17 1999-06-17 TAB tape with heat sink and reinforcing plate and semiconductor device

Country Status (1)

Country Link
JP (1) JP3589093B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019067873A (en) * 2017-09-29 2019-04-25 太陽誘電株式会社 Circuit board and circuit module

Also Published As

Publication number Publication date
JP2000357760A (en) 2000-12-26

Similar Documents

Publication Publication Date Title
JP3087709B2 (en) Semiconductor device and manufacturing method thereof
JP3400877B2 (en) Semiconductor device and manufacturing method thereof
JP3238004B2 (en) Method for manufacturing semiconductor device
JP4070470B2 (en) Multilayer circuit board for semiconductor device, manufacturing method thereof, and semiconductor device
US6379996B1 (en) Package for semiconductor chip having thin recess portion and thick plane portion
CN107210267A (en) Semiconductor devices
JPH1197573A (en) Semiconductor package
JPH0831868A (en) BGA type semiconductor device
JPH0883865A (en) Resin-sealed semiconductor device
JP3589093B2 (en) TAB tape with heat sink and reinforcing plate and semiconductor device
JPH11191574A (en) Semiconductor device
JP3587043B2 (en) BGA type semiconductor device and stiffener used for the device
JP3797044B2 (en) TAB tape and semiconductor device using the same
JP2010073994A (en) Window type bga package and manufacturing method thereof
JPH11176849A (en) Method for manufacturing semiconductor device
JP2000286378A (en) Resin-sealed semiconductor device
JP2001015561A (en) TAB tape with heat sink and reinforcing plate and semiconductor device
JP2970595B2 (en) BGA type semiconductor device
JP3707639B2 (en) Structure of area array package type semiconductor device
JP4364181B2 (en) Manufacturing method of semiconductor device
JP3136274B2 (en) Semiconductor device
JP3910937B2 (en) Semiconductor device
JP2002026170A (en) Resin-sealed semiconductor device and method of manufacturing the same
JP2917932B2 (en) Semiconductor package
JP3275874B2 (en) Semiconductor device and stiffener

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20031219

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040309

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040430

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040727

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040809

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080827

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090827

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100827

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100827

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110827

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120827

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120827

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130827

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees