Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3652192B2 - Silicon nitride wiring board - Google Patents
[go: Go Back, main page]

JP3652192B2 - Silicon nitride wiring board - Google Patents

Silicon nitride wiring board Download PDF

Info

Publication number
JP3652192B2
JP3652192B2 JP33988199A JP33988199A JP3652192B2 JP 3652192 B2 JP3652192 B2 JP 3652192B2 JP 33988199 A JP33988199 A JP 33988199A JP 33988199 A JP33988199 A JP 33988199A JP 3652192 B2 JP3652192 B2 JP 3652192B2
Authority
JP
Japan
Prior art keywords
silicon nitride
insulating substrate
wiring board
thickness
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP33988199A
Other languages
Japanese (ja)
Other versions
JP2001156406A (en
Inventor
晃久 牧野
智英 長谷川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP33988199A priority Critical patent/JP3652192B2/en
Publication of JP2001156406A publication Critical patent/JP2001156406A/en
Application granted granted Critical
Publication of JP3652192B2 publication Critical patent/JP3652192B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0204Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H05K1/0206Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Cooling Or The Like Of Electrical Apparatus (AREA)
  • Structure Of Printed Boards (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、絶縁基板の表面に配線回路層が形成され、その配線回路層に対して大電流が印加される配線基板に関し、特に絶縁基板が窒化ケイ素を主成分とするセラミックスからなる配線基板の放熱性の改良に関するものである。
【0002】
【従来技術】
近年、産業機器の分野ではMOSFETやIGBTなどのパワー系デバイスを用いたパワーモジュールが制御基板に適用されつつある。これらのパワー系デバイスに使用される電流は数十〜数百Aを超え、非常に高電力となるため、パワー系デバイスから発生する熱も大きく、この熱によるデバイスの誤動作あるいは破壊を防止するために、発生熱をいかに系外に放出するかが大きな問題になっており、このようなパワー系デバイスを搭載する配線基板に対しては、絶縁基板として高い熱伝導性が要求されている。
【0003】
従来から、デバイスから発生した熱を放熱するための好適な絶縁材料としては、炭化珪素、ベリリウム、窒化アルミニウム等のセラミックスが用いられてきたが、量産性、安全性などの点から窒化アルミニウム質セラミックスが最も多く用いられてきた。
【0004】
そこで、従来のパワーモジュールに用いられる配線基板の構造について概略断面図を図3に示した。図3の配線基板によれば、絶縁基板21の一方の表面には、大電流が印加される肉厚の大きい銅あるいはアルミニウムなどの配線回路層22がロウ材23により被着形成されている。そして、絶縁基板21の他方の表面には、パワー素子の作動によって発生した熱を効率的に放熱するために、Cuなどの高熱伝導体からなる放熱板24がロウ材23により取付けられている。
【0005】
パワーモジュール用の配線基板は高放熱性が要求されることから、その絶縁基板21は高熱伝導性を有し、また基板厚みを薄くして熱抵抗を下げるといった手法が用いられている。
【0006】
従来、パワーモジュールの絶縁基板21に用いられている窒化アルミニウム質セラミックスは、熱伝導率は高いものの、強度が低く、基板厚みを薄くできなかったため、放熱性を上げるためには熱伝導率を高くしなければならず、その結果、窒化アルミニウムの純度を高め、高温で焼成する必要があり、非常に高価な製造装置が必要であるために製造コストが高くなっていた。また、温度サイクル試験においても、配線回路層及び放熱板に用いられるCuと窒化アルミニウムとの間に働く熱応力により、基板−Cu板間でクラックが発生し、パワーモジュールとして信頼性が劣っていた。
【0007】
これに対し、この窒化珪素質セラミックスは、耐熱衝撃性、高温強度に優れたセラミックスとして各種の構造材料用セラミックスとして用いられてきたが、最近になって、上記特性に加え、組成や組織の制御によっては高い熱伝導性を有することが見いだされ、パワーモジュール用の絶縁基板材料として期待されており、特開平4−212441号、特開平6−135771号、特開平6−216481号などにおいて高熱伝導性と高強度を兼ね備えた窒化珪素質セラミックスを用いた配線基板が提案されている。
【0008】
【発明が解決しようとする課題】
この窒化ケイ素質セラミックスをパワーモジュールにおける絶縁基板21として用いる場合、強度が非常に高いためにその基板21の厚みを0.3mm程度まで薄くして熱抵抗を低下させることが可能である、窒化アルミニウム質セラミックスを絶縁基板21としたときの約半分まで基板厚みを薄くできるが、数十〜数百KVの電圧に対する電気絶縁性を考慮すると、これ以上基板を薄くすることができない。
【0009】
また、窒化ケイ素質セラミックスを絶縁基板として用いた場合、強度が高いことからCuとの熱応力に対する耐久性が高く、その結果、Cu板厚を約0.5mm程度と窒化アルミニウム質セラミックスを絶縁基板としたときに比較して2倍以上まで厚くできるが、絶縁基板とCu板の接合信頼性の点からこれ以上厚くすることはできない。
【0010】
よって、従来のパワーモジュールの放熱性や基板自体の強度を高めるためには窒化ケイ素質セラミックス自体の特性を高めるしかなかったが、このような特性を発揮させるには、非常に特殊な製造方法によらざる得ないために、高価となり、安価に製造することが困難であった。
【0011】
従って、本発明の目的は、従来の窒化ケイ素質セラミックスを用いながらも、高い放熱性を発揮することのできる窒化ケイ素配線基板を提供することを目的とするものである。
【0012】
【課題を解決するための手段】
本発明者らは、前記課題に対して検討を重ねた結果、絶縁基板を窒化ケイ素質セラミックスによって形成するとともに、その絶縁基板の放熱板接合側に銅を主成分とする導体を充填したビア導体を複数配設したビア形成層を設けることによって、絶縁基板自体の放熱性をさらに高めることができる、言い換えれば、放熱性を劣化させることなく絶縁基板の厚さを厚くでき、基板の強度や破断荷重を高められる結果、Cu板の厚みも厚くできることを見いだした。
【0013】
即ち、本発明の窒化ケイ素配線基板は、窒化ケイ素を主成分とするセラミックスからなる絶縁基板の一方の表面に配線回路層が設けられ、他方の表面に放熱板が貼付けられてなるものであって、前記他方の表面側に、銅を主成分とする導体が充填された複数のビア導体が配設された、絶縁基板全体の30〜80%の厚みのビア形成層を具備し、前記ビア導体と前記放熱板とが接合されてなることを特徴とするものである。
【0014】
なお、かかる配線基板によれば、放熱性を低下させることなく基板厚みを大きくすることができる結果、前記配線回路層が厚さ0.5mm以上の金属箔あるいは金属板を活性金属を含有するロウ材により被着形成することできる。
【0015】
また、放熱性の点から前記ビア形成層におけるビア部総面積の絶縁基板全面積に対する面積比率が30〜80%であることが望ましい。
【0016】
また、前記絶縁基板の熱伝導率が40W/m・K以上であることが放熱性を高める上で望ましく、絶縁基板を構成する窒化ケイ素質セラミックスとしては、窒化ケイ素を主成分とし、希土類元素及びアルカリ土類金属を酸化物換算による合量で4〜30モル%、且つ前記希土類金属(RE)及びアルカリ土類(R)の酸化物換算によるモル比(RE23/RO)が0.1〜15の割合となる比率で含有するとともに、Alの酸化物換算による含有量が1.0モル%以下であることが望ましい。
【0017】
【発明の実施の形態】
本発明の窒化ケイ素配線基板の概略断面図を図1に示した。図1に示すように、窒化ケイ素を主成分とする絶縁基板1の表面には、大電流が印加される配線回路層2がロウ材3により被着形成されており、その配線回路層2にはパワー素子(図示せず)などが搭載される。一方、絶縁基板1の裏面には、パワー素子などの作動によって発生した熱を効率的に放熱するために、Cuなどの高熱伝導体からなる放熱板4がロウ材5により取付けられている。
【0018】
本発明によれば、上記絶縁基板1が絶縁層1aとCuを主成分とする導体が充填されたビア導体6が多数配設されたビア形成層1bとの積層構造によって構成されていることが大きな特徴である。このような高熱伝導性に優れたビア導体6を多数配設したビア形成層1bを形成することによって絶縁基板1の放熱性を高めることができる。
【0019】
例えば、同一の厚みの絶縁基板において放熱板接合側にビア形成層1bを設けることによって、絶縁基板全体の熱抵抗を下げることができる。
【0020】
また、同一の放熱性を具備させる場合、ビア形成層1bを設けない場合に比較して、窒化ケイ素単板よりも熱伝導性のよいビア形成層1bを設けることによって、その絶縁基板1の全体の厚みを厚くすることができ、絶縁基板の破壊荷重高めることができる。
【0021】
そして、絶縁基板1の強度や破壊荷重を高めることができる結果、配線回路層2や放熱板4を絶縁基板1に接合した場合、窒化ケイ素質絶縁基板1と配線回路層2や放熱板4との熱膨張差に起因する熱応力に対する耐性を高めることができ、配線回路層2や放熱板4の厚みを厚くでき、配線基板としての配線回路層に対してさらに大電流を印加することができ、また放熱性を高めることができる。
【0022】
また、このビア形成層1bの厚さは、絶縁基板1の放熱性を決定する1つの要因であって、その厚さが厚いほど熱伝導性を高めることができるが、ビア形成層1bの厚さが厚く、絶縁層1aの厚さが薄すぎると、絶縁層1aの表面に形成された配線回路層2に電圧を印加した場合に、絶縁層1aが絶縁破壊を起こしてしまう虞がある。かかる観点から、ビア形成層の厚さは絶縁基板全体厚みの30〜80%、特に50〜80%が適当である。
【0023】
また、絶縁基板1における絶縁層1aは、配線回路層2間の電気絶縁性を保つために必要であり、その厚さは、絶縁性を維持し電圧印加時に絶縁破壊を起こさない最低限の厚さであればよく、具体的には0.2mm以上であることが望ましい。また、この絶縁層1aの厚さが厚すぎると、配線基板全体の熱抵抗を増大させてしまうために、その厚さは0.5mm以下、特に0.4mm以下であることが望ましい。
【0024】
また、本発明の配線基板は、絶縁基板1の放熱性および強度を高めることができる結果、配線回路層2及び放熱板4の厚さを従来よりも厚くすることができ、その厚さを0.5mm以上、特に0.6mm以上、さらには0.7mm以上とすることができる。
【0025】
さらに、ビア形成層1bにおけるビア導体6は、図2の絶縁基板1の裏面の平面図に示すように、複数のビア導体6がアレイ状に配設されているが、このビア導体6の絶縁基板1全面積に占める全ビア部の総面積が大きい程、ビア形成層1bの熱抵抗を低くすることができるが、その面積が大きすぎると、基板強度の向上効果が小さくなってしまう。かかる観点から、ビア導体6の絶縁基板1全面積に占める全ビア部の総面積の比率が30〜80%、特に40〜70%であることが望ましい。
【0026】
また、本発明によれば、絶縁基板1を構成する窒化ケイ素質セラミックスは、それ自体の熱伝導率が高いことが望まれ、特に熱伝導率が40W/m・K以上、特に60W/m・K以上が望ましい。
【0027】
このような絶縁基板を構成する窒化ケイ素質セラミックスは、β−窒化ケイ素を主体とするものであり、焼結体の断面における電子顕微鏡写真より求めた平均アスペクト比が1.5〜5、短軸径が0.1〜1μmの結晶から構成される。
【0028】
そして、この焼結体の粒界相には、焼結助剤成分として、少なくとも希土類元素(RE)を含有するものである。希土類元素(RE)としてはY、La、Ce、Pr、Nd、Sm、Eu、Gd、Tb、Dy、Ho、Er、Tm、Yb、Luの何れの元素でも好適に用いる事ができるが、これらの中でもY、Ce、Sm、Dy、Er、Yb、Lu、とりわけY、Erが特性、コストの点で望ましい。
【0029】
また、本発明によれば、上記特性を具備するとともに低温での焼結性を高める上でアルカリ土類金属、特にMgを含有することが望ましく、前記希土類元素(RE)及びアルカリ土類金属(R)は酸化物換算による合量で4〜30モル%、特に5〜25モル%の範囲で配合される。但し、前記希土類元素とアルカリ土類金属との酸化物換算によるモル比(RE23/RO)が0.1〜15、特に0.5〜13の範囲となることが望ましい。
【0030】
これは上記合量が4モル%より少ないと、焼結体を十分に緻密化させることは困難であり、30モル%を越えると、焼結体中での粒界相の占める割合が増加する為に熱伝導率が低下するためである。またRE23/ROの比率が15を越えたり、0.1より小さくなっても、緻密化は不十分となり、熱伝導率は低下する。
【0031】
また、Al23などのAl化合物の配合は、焼結性の向上に大きく寄与するが、Si34結晶中に固溶してフォノンの伝播を阻害する結果、焼結体の熱伝導率を著しく低下させるため、高熱伝導化のためには存在しないことが望ましく、具体的には、Alは酸化物換算で1.0モル%以下、望ましくは0.5モル%以下、より望ましくは0.1モル%以下、更には0.01モル%以下にするのが良い。
【0032】
なおこの焼結体中には着色成分としてTi、Hf、Zr、V、Nb、Ta、Cr、Mo、など周期律表第4a、5a、6a属金属のうち少なくとも1種を酸化物換算で0.05〜1重量%の割合で含んでいてもよい。
【0033】
本発明の窒化ケイ素配線基板を製造するには、まず絶縁基板を作製する。この絶縁基板は、窒化ケイ素粉末に対して、焼結助剤として、希土類元素化合物、アルカリ土類金属化合物を前述の比率に配合する。
【0034】
このとき、用いる窒化ケイ素粉末としては不純物酸素量が0.5〜3.0重量%のものが望ましい。これは不純物酸素量が3.0重量%よりも多いと、焼結体表面が荒れ、強度劣化を招く虞があり、0.5重量%よりも少ないと焼結性が悪くなるためである。また、平均粒径は、0.1〜1.5μmであり、α率が80%以上であることが望ましい。なお、焼結助剤となる化合物は、酸化物、炭酸塩、酢酸塩など焼成によって酸化物を形成しうる化合物であることが望ましい。
【0035】
該混合粉末に有機バインダーと溶媒とを添加してスラリーを調製し、このスラリーをドクターブレード法、カレンダーロール法、圧延法、押し出し成形法等の周知の成形方法によりシート状成形体を作製する。
【0036】
そして、ビア形成層用として、シート状成形体に対して、マイクロドリル、レーザー等により直径が50〜250μmのビアホールを所定のピッチで複数個に形成する。その後、このビア形成用シート状成形体とビアホールを形成していない絶縁層用シート状成形体とを積層圧着する。
【0037】
その後、上記積層成形体を弱酸化性雰囲気中にて脱バインダー処理した後、窒素などの非酸化性雰囲気中で、1800℃以下の温度で焼成することにより絶縁基板素体を作製することができる。
【0038】
次に、得られた絶縁基板素体のビアホール内に、銅粉末を主成分とする導体ペーストを調製し、このペーストをビアホールにスクリーン印刷、プレス埋め込み等の手法によって印刷充填した後、焼結させることによって絶縁基板を作製することができる。
【0039】
その後、この絶縁基板の表面にCu−Ag−Ti或いはCu−Au−Tiなどの活性金属を含有するロウ材のペーストを塗布し、厚さ0.5mm以上の金属箔あるいは金属板を積層し、800〜900℃で加圧しながら焼付けを行う。焼付け後、金属箔や金属板にレジスト塗布、露光、現像、エッチング処理、レジスト剥離などの手法によって、所定の回路パターンからなる配線回路層を形成することにより窒化ケイ素配線基板を得る。
【0040】
また、この配線基板の裏面に、放熱板を取り付けるには、配線回路層形成と同様に、活性金属を含有するロウ材のペーストを塗布し、厚さ0.5mm以上の金属箔あるいは金属板を積層し、800〜900℃で加圧しながら焼付けを行うことにより取り付けられる。
【0041】
本発明によれば、上述したように、絶縁基板1に上記ビア形成層1bを設けることにより、絶縁層1aを絶縁性が劣化しない最低限の厚みにすることができる。ビア形成層1bのビア中には高熱伝導性を有するCuを主成分とする導体が充填されているため熱伝導率は高く、またビアの面積比率を特定の範囲にすることにより、基板強度をも高くすることができる。これにより、放熱板や配線回路層の厚さを厚くすることも可能となり、パワーモジュール全体としての放熱性を向上させることが可能となる。
【0042】
【実施例】
実施例1
平均粒径が1.2μm、酸素量が1.3重量%、α率93%の直接窒化法により製造された窒化ケイ素原料粉末にErおよびMgOを合量で14.99モル%、Er/MgOモル比=1,Al量0.01モル%以下となる量で配合して、その混合粉末に対して成形用バインダーとしてアクリル樹脂バインダーを、溶媒としてトルエンを添加してスラリー化した。そして、そのスラリーを用いてドクターブレード法により厚さ0.1〜0.3mmのグリーンシートを得た。
【0043】
そして、ビア形成層用のグリーンシートにはホール径120μmのビアホールをレーザーにより所定箇所へ複数個形成した。そして絶縁層及びビア形成層の各グリーンシートを位置合わせして積層圧着し、積層成形体を作製した。
【0044】
かくして得られた積層成形体を弱酸化性雰囲気中、所定温度で脱バインダーした後、1800℃以下の常圧窒素雰囲気中で焼成した。
【0045】
なお、熱伝導率測定のために、ビアホールを形成していない単板を作製し、この単板の熱伝導率をレーザーフラッシュ法により測定した。また、アルキメデス法によって基板の相対密度を算出した。
【0046】
次に、銅粉末(平均粒径5μm)とアクリル系バインダーとをアセトンを溶媒としてビア導体用の導体ペーストを調製し、このペーストをビアホールにスクリーン印刷によって印刷充填し、950℃で焼結させた。なお、焼結後の基板全体面積に対するビア導体の総面積が62%であった。
【0047】
その後、絶縁基板の表面にCu−Ag−Tiの活性金属ロウを塗布し、厚さ500μmの銅板を貼り付け、また配線基板の裏面に厚さ0.5mmの銅板をCu−Ag−Tiの活性金属ロウを塗布し貼り付け、900℃で熱処理して銅板を接合した。その後、この銅板にレジスト塗布、露光、現像、レジスト除去の処理を施し、所定パターンの配線回路層を形成し、配線回路層表面に無電解Niメッキを施した。その後、この配線基板の配線回路層の上に実際に半導体チップを実装し、配線基板の熱抵抗を測定した。
【0048】
また、上記の絶縁基板に対して、JISR1601の3点曲げ抗折試験法に従って、50mmスパンで支持し、中央部に応力印加して破断したときの強度を基板強度として評価した。
【0049】
なお、表1では、絶縁基板の全体厚みを0.6mmに一定として、ビア形成層の厚みを徐々に厚くした場合の特性の変化について評価した。また、表2は、絶縁層の厚みを0.3mmと一定とし、ビア形成層の厚みを徐々に大きくした。
【0050】
【表1】

Figure 0003652192
【0051】
【表2】
Figure 0003652192
【0052】
表1の結果から明らかなように、ビア形成層の形成によって、強度の低下を低減しつつ、絶縁基板の熱抵抗を大幅に低減することができる。また、表2の結果から明らかなように、ビア形成層の厚みを厚くすることにより、基板の熱伝導率を高めることができ、また基板の破断荷重を高くすることができる。
【0053】
実施例2
実施例1において、基板全体厚みを0.6mm(絶縁層0.2mm,ビア形成層0.4mm)とし、ビア形成層におけるビア導体の大きさおよび個数を変えて、全基板の面積に対する比率を変えるか、放熱板の厚みを変えることによる配線基板の熱抵抗、基板強度を測定した。結果は表3に示す。
【0054】
【表3】
Figure 0003652192
【0055】
表3の結果から明らかなように、ビア導体の面積比率を高めることにより基板強度を大きく低下させることなく、熱抵抗を低減することができた。また、放熱板の厚みを大きくするに従って熱抵抗を低減することができ、放熱板の厚みが0.5mm以上の場合においても放熱板の剥がれや絶縁基板に割れなどの発生がなかった。
【0056】
以上の表1〜表3の結果から、絶縁層厚みを0.5mm以下、且つビア形成層の厚みを全体厚みの30〜80%とし、ビアの面積比率を30〜80%にすることにより、熱抵抗は0.6℃/W以下になり、従来のパワーモジュール用配線基板(試料No.1)に比べ、放熱性を大幅に改善することが可能となった。
【0057】
実施例3
配線基板の全体厚みを0.6mm(絶縁層厚み0.2mm、ビア形成層厚み0.4mm)とし、絶縁基板を形成する窒化ケイ素質焼結体の組成を種々変更した場合の特性の変化をみた。結果は表4に示した。
【0058】
【表4】
Figure 0003652192
【0059】
表4の結果によれば、希土類元素(RE)及びMgを酸化物換算による合量が4モル%以上で相対密度95%以上が達成されたが、その含有量が増加するに従い、熱伝導率が低下した。特に4〜30モル%で40W/m・K以上の特性が達成された。
【0060】
また、希土類金属及びMgの酸化物換算によるモル比(RE23/MgO)では0.1〜15、また、Al23量が1モル%以下で40W/m・K以上の特性が達成された。
【0061】
以上の結果、熱伝導率が40W/m・Kを下回るものは、ビア形成層を設けても熱抵抗が0.6℃/W以上と高くなり、材料特性として40W/m・K以上が望ましいことがわかる。
【0062】
【発明の効果】
以上詳述したとおり、本発明の配線基板は、絶縁基板を、絶縁層とビア形成層の2層から構成し、ビア形成層にCuを主成分とする導体を充填したビア導体を形成することにより、放熱性を高める、あるいは放熱性を劣化させることなく基板を厚くでき、その結果、放熱板あるいは配線回路層に用いるCu板を厚くすることができ、従来に比べて高放熱性である配線基板が得られる。
【図面の簡単な説明】
【図1】本発明の窒化ケイ素配線基板の概略断面図である。
【図2】本発明の窒化ケイ素配線基板におけるビア形成層の構造を説明するための概略平面図である。
【図3】従来のパワーモジュール用配線基板の概略断面図である。
【符号の説明】
1 絶縁基板
1a 絶縁層
1b ビア形成層
2 配線回路層
3 ロウ材
4 放熱板
5 ロウ材
6 ビア導体[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a wiring board in which a wiring circuit layer is formed on the surface of an insulating substrate, and a large current is applied to the wiring circuit layer, and in particular, the wiring board made of ceramics whose main component is silicon nitride. It relates to improvement of heat dissipation.
[0002]
[Prior art]
In recent years, power modules using power devices such as MOSFETs and IGBTs are being applied to control boards in the field of industrial equipment. The current used for these power devices exceeds several tens to several hundreds of A and becomes very high power. Therefore, the heat generated from the power devices is also large, and this device prevents malfunction or destruction of the devices. In addition, how to release the generated heat to the outside of the system is a big problem, and a wiring board on which such a power device is mounted is required to have high thermal conductivity as an insulating board.
[0003]
Conventionally, ceramics such as silicon carbide, beryllium, and aluminum nitride have been used as suitable insulating materials for dissipating heat generated from the device. From the viewpoint of mass productivity and safety, aluminum nitride ceramics Has been used the most.
[0004]
Therefore, FIG. 3 shows a schematic cross-sectional view of the structure of the wiring board used in the conventional power module. According to the wiring substrate of FIG. 3, a wiring circuit layer 22 such as copper or aluminum having a large thickness to which a large current is applied is deposited on one surface of an insulating substrate 21 by a brazing material 23. A heat radiating plate 24 made of a high thermal conductor such as Cu is attached to the other surface of the insulating substrate 21 by a brazing material 23 in order to efficiently radiate heat generated by the operation of the power element.
[0005]
Since a wiring board for a power module is required to have high heat dissipation, the insulating substrate 21 has high thermal conductivity, and a technique of reducing the thermal resistance by reducing the thickness of the board is used.
[0006]
Conventionally, the aluminum nitride ceramics used for the insulating substrate 21 of the power module has high thermal conductivity, but has low strength and the substrate thickness cannot be reduced. Therefore, in order to increase heat dissipation, the thermal conductivity is increased. As a result, it is necessary to increase the purity of aluminum nitride and to fire at a high temperature, which requires a very expensive manufacturing apparatus, resulting in high manufacturing costs. Also in the temperature cycle test, the thermal stress acting between Cu and aluminum nitride used in the wiring circuit layer and the heat sink caused cracks between the substrate and the Cu plate, and the power module was inferior in reliability. .
[0007]
On the other hand, this silicon nitride ceramic has been used as a ceramic for various structural materials as a ceramic excellent in thermal shock resistance and high temperature strength. It has been found to have high thermal conductivity, and is expected as an insulating substrate material for power modules. High thermal conductivity is disclosed in Japanese Patent Application Laid-Open Nos. 4-212441, 6-135771, and 6-216482. Wiring boards using silicon nitride ceramics that combine high performance and high strength have been proposed.
[0008]
[Problems to be solved by the invention]
When this silicon nitride ceramic is used as the insulating substrate 21 in the power module, aluminum nitride can reduce the thermal resistance by reducing the thickness of the substrate 21 to about 0.3 mm because the strength is very high. The thickness of the substrate can be reduced to about half that when the quality ceramic is used as the insulating substrate 21, but the substrate cannot be further reduced in consideration of electrical insulation against a voltage of several tens to several hundreds KV.
[0009]
In addition, when silicon nitride ceramics are used as an insulating substrate, since the strength is high, the durability against heat stress with Cu is high, and as a result, the Cu plate thickness is about 0.5 mm and the aluminum nitride ceramics are insulated substrate. However, the thickness cannot be increased further from the viewpoint of bonding reliability between the insulating substrate and the Cu plate.
[0010]
Therefore, in order to increase the heat dissipation of the conventional power module and the strength of the substrate itself, the characteristics of the silicon nitride ceramics themselves must be improved, but in order to exert such characteristics, a very special manufacturing method is used. Therefore, it is expensive and difficult to manufacture at a low cost.
[0011]
Accordingly, an object of the present invention is to provide a silicon nitride wiring substrate that can exhibit high heat dissipation while using conventional silicon nitride ceramics.
[0012]
[Means for Solving the Problems]
As a result of studying the above problems, the present inventors have formed an insulating substrate with silicon nitride ceramics, and a via conductor in which a conductor mainly composed of copper is filled on the heat sink joining side of the insulating substrate. By providing a plurality of via formation layers, the heat dissipation of the insulating substrate itself can be further increased, in other words, the thickness of the insulating substrate can be increased without degrading the heat dissipation, and the strength and fracture of the substrate can be increased. As a result of increasing the load, it was found that the thickness of the Cu plate can be increased.
[0013]
That is, the silicon nitride wiring board of the present invention is formed by providing a wiring circuit layer on one surface of an insulating substrate made of ceramics whose main component is silicon nitride, and attaching a heat sink on the other surface. A via forming layer having a thickness of 30 to 80% of the entire insulating substrate , wherein a plurality of via conductors filled with a conductor mainly composed of copper are disposed on the other surface side; And the heat radiating plate are joined to each other.
[0014]
According to such a wiring board, the thickness of the board can be increased without degrading heat dissipation. As a result, the wiring circuit layer is made of a metal foil or a metal plate having a thickness of 0.5 mm or more containing an active metal. The material can be deposited .
[0015]
Further, from the viewpoint of heat dissipation, it is preferable insulating substrate area ratio to the total area of the via portion total area of the via formation layer is 30 to 80%.
[0016]
The insulating substrate preferably has a thermal conductivity of 40 W / m · K or higher in order to improve heat dissipation. The silicon nitride ceramic constituting the insulating substrate is mainly composed of silicon nitride, rare earth elements and The total amount of the alkaline earth metal in terms of oxide is 4 to 30 mol%, and the molar ratio (RE 2 O 3 / RO) in terms of oxide of the rare earth metal (RE) and alkaline earth (R) is 0. It is desirable that the content of Al in terms of oxide is 1.0 mol% or less while containing at a ratio of 1 to 15.
[0017]
DETAILED DESCRIPTION OF THE INVENTION
A schematic cross-sectional view of the silicon nitride wiring board of the present invention is shown in FIG. As shown in FIG. 1, a wiring circuit layer 2 to which a large current is applied is formed on a surface of an insulating substrate 1 mainly composed of silicon nitride by a brazing material 3. Is mounted with a power element (not shown). On the other hand, a heat radiating plate 4 made of a high thermal conductor such as Cu is attached to the back surface of the insulating substrate 1 with a brazing material 5 in order to efficiently radiate heat generated by the operation of the power element or the like.
[0018]
According to the present invention, the insulating substrate 1 is constituted by a laminated structure of the insulating layer 1a and the via forming layer 1b in which a large number of via conductors 6 filled with a conductor mainly composed of Cu are arranged. It is a big feature. By forming the via forming layer 1b in which a large number of via conductors 6 having high thermal conductivity are arranged, the heat dissipation of the insulating substrate 1 can be improved.
[0019]
For example, the thermal resistance of the entire insulating substrate can be lowered by providing the via forming layer 1b on the heat sink joining side in the same thickness of the insulating substrate.
[0020]
Further, in the case where the same heat dissipation property is provided, by providing the via forming layer 1b having a thermal conductivity better than that of the silicon nitride single plate as compared with the case where the via forming layer 1b is not provided, the entire insulating substrate 1 is provided. Thus, the breaking load of the insulating substrate can be increased.
[0021]
As a result of increasing the strength and breaking load of the insulating substrate 1, when the wiring circuit layer 2 and the heat sink 4 are joined to the insulating substrate 1, the silicon nitride insulating substrate 1, the wiring circuit layer 2 and the heat sink 4 It is possible to increase the resistance to thermal stress caused by the difference in thermal expansion, increase the thickness of the wiring circuit layer 2 and the heat radiating plate 4, and apply a larger current to the wiring circuit layer as the wiring board. Moreover, heat dissipation can be improved.
[0022]
The thickness of the via formation layer 1b is one factor that determines the heat dissipation of the insulating substrate 1. The thicker the thickness, the higher the thermal conductivity, but the thickness of the via formation layer 1b. If the thickness of the insulating layer 1a is too thin, the insulating layer 1a may break down when a voltage is applied to the wiring circuit layer 2 formed on the surface of the insulating layer 1a. From this point of view, the thickness of the via forming layer is suitably 30 to 80%, particularly 50 to 80% of the total thickness of the insulating substrate.
[0023]
Further, the insulating layer 1a in the insulating substrate 1 is necessary for maintaining electrical insulation between the wiring circuit layers 2, and the thickness thereof is a minimum thickness that maintains insulation and does not cause dielectric breakdown when a voltage is applied. More specifically, the thickness is desirably 0.2 mm or more. Further, if the insulating layer 1a is too thick, the thermal resistance of the entire wiring board is increased. Therefore, the thickness is desirably 0.5 mm or less, particularly 0.4 mm or less.
[0024]
In addition, the wiring board of the present invention can increase the heat dissipation and strength of the insulating substrate 1, so that the thickness of the wiring circuit layer 2 and the heat sink 4 can be made thicker than before, and the thickness can be reduced to 0. 0.5 mm or more, particularly 0.6 mm or more, and further 0.7 mm or more.
[0025]
Further, as shown in the plan view of the back surface of the insulating substrate 1 in FIG. 2, the via conductor 6 in the via formation layer 1 b has a plurality of via conductors 6 arranged in an array. The larger the total area of all the via portions in the total area of the substrate 1, the lower the thermal resistance of the via forming layer 1b. However, if the area is too large, the effect of improving the substrate strength is reduced. From this point of view, it is desirable that the ratio of the total area of all via portions to the total area of the insulating substrate 1 of the via conductor 6 is 30 to 80%, particularly 40 to 70%.
[0026]
In addition, according to the present invention, the silicon nitride ceramic constituting the insulating substrate 1 is desired to have a high thermal conductivity, and particularly has a thermal conductivity of 40 W / m · K or more, particularly 60 W / m ·. K or higher is desirable.
[0027]
The silicon nitride ceramic constituting such an insulating substrate is mainly composed of β-silicon nitride, the average aspect ratio determined from the electron micrograph in the cross section of the sintered body is 1.5 to 5, and the short axis It is comprised from a crystal | crystallization with a diameter of 0.1-1 micrometer.
[0028]
The grain boundary phase of the sintered body contains at least a rare earth element (RE) as a sintering aid component. As the rare earth element (RE), any element of Y, La, Ce, Pr, Nd, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, and Lu can be suitably used. Among these, Y, Ce, Sm, Dy, Er, Yb, and Lu, particularly Y and Er, are desirable in terms of characteristics and cost.
[0029]
In addition, according to the present invention, it is desirable to contain an alkaline earth metal, particularly Mg, in order to have the above-mentioned characteristics and to improve the sinterability at low temperature, and the rare earth element (RE) and the alkaline earth metal ( R) is a total amount of 4 to 30 mol%, particularly 5 to 25 mol% in terms of oxide. However, it is desirable that the molar ratio (RE 2 O 3 / RO) in terms of oxide between the rare earth element and the alkaline earth metal is in the range of 0.1 to 15, particularly 0.5 to 13.
[0030]
If the total amount is less than 4 mol%, it is difficult to sufficiently densify the sintered body, and if it exceeds 30 mol%, the proportion of the grain boundary phase in the sintered body increases. This is because the thermal conductivity is lowered. Further, even if the ratio RE 2 O 3 / RO exceeds 15 or becomes smaller than 0.1, densification is insufficient and the thermal conductivity is lowered.
[0031]
In addition, the compounding of Al compounds such as Al 2 O 3 greatly contributes to the improvement of sinterability, but as a result of solid solution in the Si 3 N 4 crystal and inhibiting the propagation of phonons, the heat conduction of the sintered body In order to reduce the rate significantly, it is desirable that it is not present for high thermal conductivity. Specifically, Al is 1.0 mol% or less, desirably 0.5 mol% or less, more desirably, in terms of oxide. It is preferable to make it 0.1 mol% or less, and further 0.01 mol% or less.
[0032]
In this sintered body, at least one of the metals in groups 4a, 5a, and 6a of the periodic table such as Ti, Hf, Zr, V, Nb, Ta, Cr, and Mo is used as a coloring component in terms of oxide. 0.05 to 1% by weight may be included.
[0033]
In order to manufacture the silicon nitride wiring board of the present invention, an insulating substrate is first prepared. In this insulating substrate, a rare earth element compound and an alkaline earth metal compound are blended in the above-described ratio as a sintering aid to silicon nitride powder.
[0034]
At this time, the silicon nitride powder to be used preferably has an impurity oxygen amount of 0.5 to 3.0% by weight. This is because if the amount of impurity oxygen is more than 3.0% by weight, the surface of the sintered body may be roughened and the strength may be deteriorated, and if it is less than 0.5% by weight, the sinterability is deteriorated. Moreover, it is desirable that the average particle diameter is 0.1 to 1.5 μm and the α ratio is 80% or more. The compound serving as a sintering aid is preferably a compound capable of forming an oxide by firing, such as an oxide, carbonate or acetate.
[0035]
A slurry is prepared by adding an organic binder and a solvent to the mixed powder, and a sheet-like molded body is produced from the slurry by a known molding method such as a doctor blade method, a calender roll method, a rolling method, or an extrusion molding method.
[0036]
For the via forming layer, a plurality of via holes having a diameter of 50 to 250 μm are formed at a predetermined pitch on the sheet-like molded body by a micro drill, a laser, or the like. Thereafter, the via-formed sheet-like molded body and the insulating-layer sheet-like molded body in which no via hole is formed are laminated and pressure-bonded.
[0037]
Thereafter, the laminated molded body is debindered in a weakly oxidizing atmosphere, and then fired in a non-oxidizing atmosphere such as nitrogen at a temperature of 1800 ° C. or lower to produce an insulating substrate body. .
[0038]
Next, a conductor paste mainly composed of copper powder is prepared in the via hole of the obtained insulating substrate body, and this paste is printed and filled in the via hole by a method such as screen printing or press embedding and then sintered. Thus, an insulating substrate can be manufactured.
[0039]
Thereafter, a paste of a brazing material containing an active metal such as Cu-Ag-Ti or Cu-Au-Ti is applied to the surface of the insulating substrate, and a metal foil or metal plate having a thickness of 0.5 mm or more is laminated. Baking is performed while pressing at 800-900 ° C. After baking, a silicon nitride wiring board is obtained by forming a wiring circuit layer having a predetermined circuit pattern on the metal foil or metal plate by a technique such as resist coating, exposure, development, etching, or resist stripping.
[0040]
In addition, in order to attach a heat sink to the back surface of the wiring board, a paste of a brazing material containing an active metal is applied and a metal foil or a metal plate having a thickness of 0.5 mm or more is applied in the same manner as the wiring circuit layer formation. It is attached by laminating and baking while pressing at 800-900 ° C.
[0041]
According to the present invention, as described above, by providing the via forming layer 1b on the insulating substrate 1, the insulating layer 1a can have a minimum thickness that does not deteriorate the insulating properties. The via of the via formation layer 1b is filled with a conductor mainly composed of Cu having high thermal conductivity, so that the thermal conductivity is high, and by setting the via area ratio to a specific range, the substrate strength can be reduced. Can also be high. Thereby, it becomes possible to increase the thickness of a heat sink and a wiring circuit layer, and it becomes possible to improve the heat dissipation as the whole power module.
[0042]
【Example】
Example 1
14.99 mol% of Er 2 O 3 and MgO in a total amount of silicon nitride raw material powder produced by the direct nitriding method with an average particle size of 1.2 μm, oxygen content of 1.3% by weight, and α ratio of 93%, Er 2 O 3 / MgO molar ratio = 1, Al 2 O 3 amount is mixed in an amount of 0.01 mol% or less, and an acrylic resin binder is added as a molding binder to the mixed powder, and toluene is added as a solvent. To make a slurry. And the green sheet of thickness 0.1-0.3mm was obtained with the doctor blade method using the slurry.
[0043]
Then, a plurality of via holes having a hole diameter of 120 μm were formed at predetermined positions on the green sheet for the via formation layer by laser. Then, the green sheets of the insulating layer and the via forming layer were aligned and laminated and pressure-bonded to produce a laminated molded body.
[0044]
The laminated molded body thus obtained was debindered at a predetermined temperature in a weakly oxidizing atmosphere, and then fired in a normal pressure nitrogen atmosphere at 1800 ° C. or lower .
[0045]
In order to measure thermal conductivity, a single plate without via holes was prepared, and the thermal conductivity of this single plate was measured by a laser flash method. Further, the relative density of the substrate was calculated by the Archimedes method.
[0046]
Next, a copper paste (average particle size 5 μm) and an acrylic binder were used to prepare a conductor paste for via conductors using acetone as a solvent, and this paste was printed and filled in via holes by screen printing and sintered at 950 ° C. . The total area of the via conductors relative to the total area of the substrate after sintering was 62%.
[0047]
Thereafter, an active metal solder of Cu—Ag—Ti is applied to the surface of the insulating substrate, a copper plate having a thickness of 500 μm is attached, and a copper plate having a thickness of 0.5 mm is attached to the back surface of the wiring substrate. A metal braze was applied and pasted, and heat treatment was performed at 900 ° C. to join the copper plates. Thereafter, the copper plate was subjected to resist coating, exposure, development and resist removal to form a wiring circuit layer having a predetermined pattern, and electroless Ni plating was applied to the surface of the wiring circuit layer. Thereafter, a semiconductor chip was actually mounted on the wiring circuit layer of the wiring board, and the thermal resistance of the wiring board was measured.
[0048]
Further, according to the three-point bending test method of JIS R1601, the above-mentioned insulating substrate was supported at a span of 50 mm, and the strength when it was broken by applying stress to the central portion was evaluated as the substrate strength.
[0049]
In Table 1, changes in characteristics were evaluated when the thickness of the via formation layer was gradually increased with the overall thickness of the insulating substrate being constant at 0.6 mm. In Table 2, the thickness of the insulating layer was kept constant at 0.3 mm, and the thickness of the via formation layer was gradually increased.
[0050]
[Table 1]
Figure 0003652192
[0051]
[Table 2]
Figure 0003652192
[0052]
As can be seen from the results in Table 1, the formation of the via formation layer can greatly reduce the thermal resistance of the insulating substrate while reducing the decrease in strength. Further, as is apparent from the results in Table 2, by increasing the thickness of the via formation layer, the thermal conductivity of the substrate can be increased, and the breaking load of the substrate can be increased.
[0053]
Example 2
In Example 1, the total thickness of the substrate was 0.6 mm (insulating layer 0.2 mm, via formation layer 0.4 mm), and the ratio and the total substrate area were changed by changing the size and number of via conductors in the via formation layer. The thermal resistance and substrate strength of the wiring board were measured by changing or changing the thickness of the heat sink. The results are shown in Table 3.
[0054]
[Table 3]
Figure 0003652192
[0055]
As is clear from the results in Table 3, the thermal resistance could be reduced without significantly reducing the substrate strength by increasing the area ratio of the via conductors. Further, the thermal resistance can be reduced as the thickness of the heat sink increases, and even when the thickness of the heat sink is 0.5 mm or more, the heat sink is not peeled off or the insulating substrate is not cracked.
[0056]
From the results of Tables 1 to 3, the insulating layer thickness is 0.5 mm or less, the thickness of the via formation layer is 30 to 80% of the total thickness, and the via area ratio is 30 to 80%. The thermal resistance was 0.6 ° C./W or less, and it was possible to significantly improve the heat dissipation compared to the conventional power module wiring board (sample No. 1).
[0057]
Example 3
Changes in characteristics when the overall thickness of the wiring board is 0.6 mm (insulating layer thickness 0.2 mm, via forming layer thickness 0.4 mm) and the composition of the silicon nitride sintered body forming the insulating substrate is variously changed. saw. The results are shown in Table 4.
[0058]
[Table 4]
Figure 0003652192
[0059]
According to the results in Table 4, the total density of rare earth elements (RE) and Mg in terms of oxide was 4 mol% or more, and a relative density of 95% or more was achieved. As the content increased, the thermal conductivity increased. Decreased. In particular, characteristics of 40 W / m · K or more were achieved at 4 to 30 mol%.
[0060]
Further, the molar ratio of rare earth metal and Mg in terms of oxide (RE 2 O 3 / MgO) is 0.1 to 15, and the Al 2 O 3 content is 1 mol% or less and the characteristics are 40 W / m · K or more. Achieved.
[0061]
As a result, those having a thermal conductivity of less than 40 W / m · K have a high thermal resistance of 0.6 ° C./W or higher even when a via formation layer is provided, and preferably have a material property of 40 W / m · K or higher. I understand that.
[0062]
【The invention's effect】
As described above in detail, in the wiring board of the present invention, the insulating substrate is composed of two layers of the insulating layer and the via forming layer, and the via conductor is formed by filling the via forming layer with a conductor mainly composed of Cu. Therefore, it is possible to thicken the substrate without increasing heat dissipation or degrading heat dissipation, and as a result, it is possible to increase the thickness of the Cu plate used for the heat dissipation plate or the wiring circuit layer. A substrate is obtained.
[Brief description of the drawings]
FIG. 1 is a schematic cross-sectional view of a silicon nitride wiring board according to the present invention.
FIG. 2 is a schematic plan view for explaining the structure of a via formation layer in the silicon nitride wiring board of the present invention.
FIG. 3 is a schematic cross-sectional view of a conventional power module wiring board.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Insulating substrate 1a Insulating layer 1b Via formation layer 2 Wiring circuit layer 3 Brazing material 4 Heat sink 5 Brazing material 6 Via conductor

Claims (5)

窒化ケイ素を主成分とするセラミックスからなる絶縁基板の一方の表面に配線回路層が設けられ、他方の表面に放熱板が貼付けられてなる窒化ケイ素配線基板において、前記他方の表面側に、銅を主成分とする導体が充填された複数のビア導体が配設された、絶縁基板全体の30〜80%の厚みのビア形成層を具備し、前記ビア導体と前記放熱板とが接合されてなることを特徴とする窒化ケイ素配線基板。In a silicon nitride wiring board in which a wiring circuit layer is provided on one surface of an insulating substrate made of ceramics mainly composed of silicon nitride and a heat sink is attached to the other surface, copper is applied to the other surface side. A via forming layer having a thickness of 30 to 80% of the entire insulating substrate, in which a plurality of via conductors filled with a conductor as a main component is disposed, and the via conductor and the heat sink are joined to each other. A silicon nitride wiring board characterized by the above. 前記配線回路層が厚さ0.5mm以上の金属箔あるいは金属板を活性金属を含有するロウ材により被着形成してなる請求項1記載の窒化ケイ素配線基板。The silicon nitride wiring board according to claim 1, wherein the wiring circuit layer is formed by depositing a metal foil or a metal plate having a thickness of 0.5 mm or more with a brazing material containing an active metal. 前記ビア形成層におけるビア部総面積の絶縁基板全面積に対する面積比率が30〜80%であることを特徴とする請求項1記載の窒化ケイ素配線基板。2. The silicon nitride wiring board according to claim 1, wherein an area ratio of a total area of the via portion in the via forming layer to an entire area of the insulating substrate is 30 to 80%. 前記絶縁基板の熱伝導率が40W/m・K以上であることを特徴とする請求項1記載の窒化ケイ素配線基板。2. The silicon nitride wiring board according to claim 1, wherein the insulating substrate has a thermal conductivity of 40 W / m · K or more. 前記絶縁基板が、窒化ケイ素を主成分とし、希土類元素及びアルカリ土類金属を酸化物換算による合量で4〜30モル%、且つ前記希土類金属(RE)及びアルカリ土類金属(R)の酸化物換算によるモル比(RE/RO)が0.1〜15の割合となる比率で含有するとともに、Alの酸化物換算による含有量が1.0モル%以下であることを特徴とする請求項1記載の窒化ケイ素配線基板。The insulating substrate is mainly composed of silicon nitride, the rare earth element and the alkaline earth metal are combined in an amount of 4 to 30 mol% in terms of oxides, and the rare earth metal (RE) and the alkaline earth metal (R) are oxidized. The molar ratio (RE 2 O 3 / RO) in terms of product is contained at a ratio of 0.1 to 15, and the content in terms of oxide of Al is 1.0 mol% or less. The silicon nitride wiring board according to claim 1.
JP33988199A 1999-11-30 1999-11-30 Silicon nitride wiring board Expired - Fee Related JP3652192B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP33988199A JP3652192B2 (en) 1999-11-30 1999-11-30 Silicon nitride wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP33988199A JP3652192B2 (en) 1999-11-30 1999-11-30 Silicon nitride wiring board

Publications (2)

Publication Number Publication Date
JP2001156406A JP2001156406A (en) 2001-06-08
JP3652192B2 true JP3652192B2 (en) 2005-05-25

Family

ID=18331711

Family Applications (1)

Application Number Title Priority Date Filing Date
JP33988199A Expired - Fee Related JP3652192B2 (en) 1999-11-30 1999-11-30 Silicon nitride wiring board

Country Status (1)

Country Link
JP (1) JP3652192B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4630041B2 (en) * 2004-11-12 2011-02-09 日本特殊陶業株式会社 Wiring board manufacturing method
JP2015006455A (en) * 2014-09-29 2015-01-15 株式会社大都技研 Game machine
CN114242664B (en) * 2021-12-09 2025-07-18 扬州扬杰电子科技股份有限公司 IGBT power module packaging structure with low stress and high heat conduction

Also Published As

Publication number Publication date
JP2001156406A (en) 2001-06-08

Similar Documents

Publication Publication Date Title
JP5665657B2 (en) Low-temperature fired ceramic sintered body, method for producing the same, and wiring board
JP5057620B2 (en) Low-temperature fired ceramic sintered body and wiring board
JP2001015869A (en) Wiring board
JP2001097767A (en) Alumina sintered body and its manufacturing method, and wiring board and its manufacturing method
JP4688380B2 (en) Circuit board and manufacturing method thereof
JP3193305B2 (en) Composite circuit board
JP3652192B2 (en) Silicon nitride wiring board
JP2772274B2 (en) Composite ceramic substrate
JP3929660B2 (en) Insulating alumina substrate and alumina copper-clad circuit substrate
JP2002290043A (en) Manufacturing method of ceramic wiring board
KR100261793B1 (en) Circuit board with high strength and high reliability and process for preparing the same
JP3668083B2 (en) Ceramic wiring board
JP3618422B2 (en) High strength circuit board and manufacturing method thereof
JP2000244121A (en) Silicon nitride wiring board and method of manufacturing the same
JP4999238B2 (en) Wiring board
JP2005101624A (en) Power module wiring board
JP4570263B2 (en) Wiring board
JP3121769B2 (en) Silicon nitride multilayer substrate and method of manufacturing the same
JP2001177197A (en) Silicon nitride wiring board
JP4535575B2 (en) Silicon nitride multilayer wiring board
JP2000114425A (en) Wiring board for power module
JP2002232142A (en) Multilayer wiring board and method of manufacturing the same
JP4949945B2 (en) Ceramic wiring board and method for manufacturing ceramic wiring board
JP3908755B2 (en) High strength circuit board
JPWO2011122406A1 (en) Metal base substrate and manufacturing method thereof

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040430

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040525

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040714

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20041109

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050111

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20050114

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050208

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050222

R150 Certificate of patent or registration of utility model

Ref document number: 3652192

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090304

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090304

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100304

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110304

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110304

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120304

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120304

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130304

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130304

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140304

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees