Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3661871B2 - Method for producing gallium nitride compound semiconductor - Google Patents
[go: Go Back, main page]

JP3661871B2 - Method for producing gallium nitride compound semiconductor - Google Patents

Method for producing gallium nitride compound semiconductor Download PDF

Info

Publication number
JP3661871B2
JP3661871B2 JP2003330311A JP2003330311A JP3661871B2 JP 3661871 B2 JP3661871 B2 JP 3661871B2 JP 2003330311 A JP2003330311 A JP 2003330311A JP 2003330311 A JP2003330311 A JP 2003330311A JP 3661871 B2 JP3661871 B2 JP 3661871B2
Authority
JP
Japan
Prior art keywords
layer
gan
gallium nitride
compound semiconductor
nitride compound
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2003330311A
Other languages
Japanese (ja)
Other versions
JP2004096122A (en
Inventor
道成 佐々
勝英 真部
彰 馬淵
久喜 加藤
雅文 橋本
勇 赤崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nagoya University NUC
Japan Science and Technology Agency
Toyoda Gosei Co Ltd
Toyota Central R&D Labs Inc
Tokai National Higher Education and Research System NUC
National Institute of Japan Science and Technology Agency
Original Assignee
Nagoya University NUC
Japan Science and Technology Agency
Toyoda Gosei Co Ltd
Toyota Central R&D Labs Inc
Tokai National Higher Education and Research System NUC
National Institute of Japan Science and Technology Agency
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nagoya University NUC, Japan Science and Technology Agency, Toyoda Gosei Co Ltd, Toyota Central R&D Labs Inc, Tokai National Higher Education and Research System NUC, National Institute of Japan Science and Technology Agency filed Critical Nagoya University NUC
Priority to JP2003330311A priority Critical patent/JP3661871B2/en
Publication of JP2004096122A publication Critical patent/JP2004096122A/en
Application granted granted Critical
Publication of JP3661871B2 publication Critical patent/JP3661871B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Chemical Vapour Deposition (AREA)
  • Led Devices (AREA)

Description

本発明は、電子濃度や導電率の制御されたN型の窒化ガリウム化合物半導体の製造方法に関する。   The present invention relates to a method for manufacturing an N-type gallium nitride compound semiconductor with controlled electron concentration and conductivity.

特開昭62-119196 号公報JP 62-119196 A 特開昭63-188977 号公報JP 63-188977 A

従来、青色の発光ダイオードに、GaN 系の化合物半導体が用いられている。そのGaN 系の化合物半導体は直接遷移であることから発光効率が高いこと、光の3原色の1つである青色を発光色とすること等から注目されている。   Conventionally, GaN-based compound semiconductors have been used for blue light-emitting diodes. The GaN-based compound semiconductors are attracting attention because of their direct transition, high luminous efficiency, and the fact that one of the three primary colors of light is blue.

このようなGaN 系の化合物半導体を用いた発光ダイオードは、サファイア基板上に直接又は窒化アルミニウムから成るバッファ層を介在させて、N型のGaN 系の化合物半導体から成るN層を成長させ、そのN層の上にP型不純物を添加してI型のGaN 系の化合物半導体から成るI層を成長させた構造をとっている(特開昭62-119196 号公報、特開昭63-188977 号公報) 。   In such a light emitting diode using a GaN-based compound semiconductor, an N layer made of an N-type GaN-based compound semiconductor is grown on a sapphire substrate directly or with a buffer layer made of aluminum nitride interposed therebetween. The structure is such that an I layer made of an I-type GaN-based compound semiconductor is grown by adding a P-type impurity on the layer (JP-A 62-119196, JP-A 63-188977). )

上記構造の発光ダイオードを製造する場合に、I層とN層との接合が用いられる。そして、GaN 系の化合物半導体を製造する場合には、通常、意図的に不純物をドーピングしなくても、そのGaN 系の化合物半導体はN導電型となり、逆に、シリコン等の半導体と異なり、I(Insulator)型の半導体を得るには、亜鉛をドープしていた。又、N型のGaN を得る場合には、その導電率の制御が困難であった。   When manufacturing a light emitting diode having the above structure, a junction between an I layer and an N layer is used. When a GaN-based compound semiconductor is manufactured, the GaN-based compound semiconductor is usually of N conductivity type without intentionally doping impurities. Conversely, unlike semiconductors such as silicon, I In order to obtain an (insulator) type semiconductor, zinc was doped. In addition, when obtaining N-type GaN, it is difficult to control the conductivity.

しかしながら、本発明者は、上記のGaN 発光ダイオードを製造する過程において、有機金属化合物気相成長法によるGaN 半導体の気相成長技術を確立するに至り、高純度のGaN 気相成長膜を得ることができた。この結果、従来、不純物のドーピングをしない場合には、低抵抗率のN型GaN が得られたが、本発明者等の気相成長技術の確立により、不純物のドーピングなしに高抵抗率のGaN が得られた。   However, in the process of manufacturing the above GaN light emitting diode, the present inventor has established a vapor growth technique for a GaN semiconductor by a metal organic compound vapor deposition method, and obtains a high purity GaN vapor deposition film. I was able to. As a result, low-resistivity N-type GaN has been obtained in the past when no impurity doping is performed. However, the present inventors have established a vapor-phase growth technique and have achieved high-resistivity GaN without doping impurities. was gotten.

一方、今後、上記のGaN 発光ダイオードの特性を向上させるためには、意図的に導電率の制御できるN型のGaN 系化合物半導体の気相成長膜を得ることが必要となってきた。
したがって、本発明の目的は、抵抗率(1/導電率)や電子濃度の制御可能なN型のGaN 系の化合物半導体の製造技術を確立することである。
On the other hand, in the future, in order to improve the characteristics of the GaN light-emitting diode, it has become necessary to obtain an N-type GaN-based compound semiconductor vapor-grown film whose conductivity can be intentionally controlled.
Accordingly, an object of the present invention is to establish a manufacturing technique for an N-type GaN compound semiconductor capable of controlling resistivity (1 / conductivity) and electron concentration.

請求項1に記載の発明は、窒化ガリウム化合物半導体(GaN) の製造方法であって、基板上に前記窒化ガリウム化合物半導体(GaN) の成長温度よりも低温でバッファ層を形成し、バッファ層の形成された基板を用いて、有機金属化合物気相成長法によりシリコンを添加しない場合に高抵抗率となる状態で、シリコンを含むガスを他の原料ガスと同時に流すことにより気相成長させる過程において、前記シリコンを含むガスと前記他の原料ガスとの混合比率を制御することによりシリコンをドナーとして添加して導電率の制御されたN型の窒化ガリウム化合物半導体(GaN) の気相成長膜を得ることを特徴とする窒化ガリウム化合物半導体の製造方法である。   The invention according to claim 1 is a method of manufacturing a gallium nitride compound semiconductor (GaN), wherein a buffer layer is formed on a substrate at a temperature lower than a growth temperature of the gallium nitride compound semiconductor (GaN), In the process of vapor phase growth using the formed substrate by flowing a gas containing silicon simultaneously with other source gases in a state where the resistivity is high when silicon is not added by the metal organic chemical vapor deposition method. A vapor growth film of N-type gallium nitride compound semiconductor (GaN) whose conductivity is controlled by adding silicon as a donor by controlling the mixing ratio of the gas containing silicon and the other source gas It is a method for producing a gallium nitride compound semiconductor characterized in that it is obtained.

請求項1に記載の発明は、基板上に窒化ガリウム化合物半導体(GaN) の成長温度よりも低温でバッファ層を形成し、そのバッファ層の形成された基板を用いて、有機金属化合物気相成長法によりシリコンを添加しない場合に高抵抗率となる状態で、シリコンを含むガスを他の原料ガスと同時に流すことにより気相成長させる過程において、シリコンを含むガスと他の原料ガスとの混合比率を制御することによりシリコンをドナーとして添加して導電率の制御されたN型の窒化ガリウム化合物半導体(GaN) の気相成長膜を得るようにしている。
これにより、導電率が制御され、導電率が正確に所望の値である窒化ガリウム半導体を得ることができる。この結果、導電率(1/抵抗率)の制御可能な状態で形成された高キャリア濃度層と低キャリア濃度層とを得ることができるため、本発明を発光素子の製造方法に用いれば、発光強度の向上した発光素子を得ることができる。
According to the first aspect of the present invention, a buffer layer is formed on a substrate at a temperature lower than the growth temperature of the gallium nitride compound semiconductor (GaN), and an organic metal compound vapor phase growth is performed using the substrate on which the buffer layer is formed. In the process of vapor phase growth by flowing a gas containing silicon simultaneously with other source gases in a state where the resistivity is high when silicon is not added by the method, the mixing ratio of the gas containing silicon and the other source gases By controlling the above, silicon is added as a donor to obtain an N-type gallium nitride compound semiconductor (GaN) vapor-grown film with controlled conductivity.
Thereby, the electrical conductivity is controlled, and a gallium nitride semiconductor having an electrical conductivity accurately having a desired value can be obtained. As a result, it is possible to obtain a high carrier concentration layer and a low carrier concentration layer that are formed in a state where the conductivity (1 / resistivity) can be controlled. A light-emitting element with improved strength can be obtained.

以下、本発明を具体的な実施例に基づいて説明する。
本発明の製造方法を用いて、図1に示す構造の発光ダイオード10を製造した。
Hereinafter, the present invention will be described based on specific examples.
The light emitting diode 10 having the structure shown in FIG. 1 was manufactured using the manufacturing method of the present invention.

図1において、発光ダイオード10はサファイア基板1を有しており、そのサファイア基板1に500 ÅのAlN のバッファ層2が形成されている。そのバッファ層2の上には、順に、膜厚約 2.2μmのGaN から成る高キャリア濃度N+ 層3と膜厚約 1.5μmのGaN から成る低キャリア濃度N層4が形成されている。更に、低キャリア濃度N層4の上に膜厚約 0.2μmのGaN から成るI層5が形成されている。そして、I層5に接続するアルミニウムで形成された電極7と高キャリア濃度N+ 層3に接続するアルミニウムで形成された電極8とが形成されている。 In FIG. 1, a light emitting diode 10 has a sapphire substrate 1, and a 500 Al AlN buffer layer 2 is formed on the sapphire substrate 1. On the buffer layer 2, a high carrier concentration N + layer 3 made of GaN having a thickness of about 2.2 μm and a low carrier concentration N layer 4 made of GaN having a thickness of about 1.5 μm are formed in this order. Further, an I layer 5 made of GaN having a thickness of about 0.2 μm is formed on the low carrier concentration N layer 4. An electrode 7 made of aluminum connected to the I layer 5 and an electrode 8 made of aluminum connected to the high carrier concentration N + layer 3 are formed.

次に、この構造の発光ダイオード10の製造方法について説明する。
上記発光ダイオード10は、有機金属化合物気相成長法( 以下「M0VPE 」と記す) による気相成長により製造された。用いられたガスは、NH3 とキャリアガスH2とトリメチルガリウム(Ga(CH3)3)(以下「TMG 」と記す) とトリメチルアルミニウム(Al(CH3)3)(以下「TMA 」と記す) とシラン(SiH4)とジエチル亜鉛(以下「DEZ 」と記す) である。
Next, a method for manufacturing the light emitting diode 10 having this structure will be described.
The light emitting diode 10 was manufactured by vapor phase growth using a metal organic compound vapor phase growth method (hereinafter referred to as “M0VPE”). The gases used were NH 3 , carrier gas H 2 , trimethylgallium (Ga (CH 3 ) 3 ) (hereinafter referred to as “TMG”) and trimethylaluminum (Al (CH 3 ) 3 ) (hereinafter referred to as “TMA”). ), Silane (SiH 4 ), and diethylzinc (hereinafter referred to as “DEZ”).

まず、有機洗浄及び熱処理により洗浄したa面を主面とする単結晶のサファイア基板1をM0VPE 装置の反応室に載置されたサセプタに装着する。次に、H2を流速 2 l/分で反応室に流しながら温度1200℃でサファイア基板1を10分間気相エッチングした。次に、温度を 400℃まで低下させて、H2を流速20 l/分、NH3 を流速10 l/分、15℃に保持したTMA をバブリングさせたH2を50cc/ 分で供給してAlN のバッファ層2が約 500Åの厚さに形成された。 First, the single crystal sapphire substrate 1 having the a-plane as a main surface cleaned by organic cleaning and heat treatment is mounted on a susceptor mounted in the reaction chamber of the M0VPE apparatus. Next, the sapphire substrate 1 was vapor-phase etched at a temperature of 1200 ° C. for 10 minutes while H 2 was flowed into the reaction chamber at a flow rate of 2 l / min. Next, the temperature was lowered to 400 ° C., H 2 was supplied at a flow rate of 20 l / min, NH 3 was supplied at a flow rate of 10 l / min, and H 2 bubbled with TMA maintained at 15 ° C. was supplied at 50 cc / min. AlN buffer layer 2 was formed to a thickness of about 500 mm.

次に、TMA の供給を停止して、サファイア基板1の温度を1150℃に保持し、H2を 20 l/分、他の原料ガスとしてのNH3 を 10 l/分及び、-15 ℃に保持したTMG をバブリングさせたH2を100 cc/ 分で流し、シリコンを含むガスとしてH2で0.86ppm まで希釈したシラン(SiH4)を 200ml/ 分で30分流して、膜厚約 2.2μm、キャリア濃度 1.5×1018/cm3のGaN から成る高キャリア濃度N+ 層3を形成した。 Next, supply of TMA is stopped, the temperature of the sapphire substrate 1 is maintained at 1150 ° C., H 2 is 20 l / min, NH 3 as another source gas is 10 l / min and -15 ° C. H 2 with bubbling of retained TMG was flowed at 100 cc / min, and silane (SiH 4 ) diluted to 0.86 ppm with H 2 as a gas containing silicon was flowed at 200 ml / min for 30 min to obtain a film thickness of about 2.2 μm. to form a high carrier concentration N + layer 3 made of GaN having a carrier concentration 1.5 × 10 18 / cm 3.

続いて、サファイア基板1の温度を1150℃に保持し、H2を 20 l/分、NH3 を 10 l/分、-15 ℃に保持したTMG をバブリングさせたH2を100 cc/ 分で20分間流して、膜厚約 1.5μm、キャリア濃度 1×1015/cm3以下のGaN から成る低キャリア濃度N層4を形成した。 Subsequently, the temperature of the sapphire substrate 1 is maintained at 1150 ° C., H 2 is bubbled with 20 l / min, NH 3 is 10 l / min, and TMG held at −15 ° C. is bubbled with H 2 at 100 cc / min. By flowing for 20 minutes, a low carrier concentration N layer 4 made of GaN having a thickness of about 1.5 μm and a carrier concentration of 1 × 10 15 / cm 3 or less was formed.

次に、サファイア基板1を 900℃にして、H2 を20 l/分、NH3 を10 l/分、TMG を 1.7×10-4モル/分、DEZ を 1.5×10-4モル/分の割合で供給して、膜厚 0.2μmのGaN から成るI層5を形成した。このようにして、図2に示すような多層構造が得られた。 Next, the sapphire substrate 1 is set to 900 ° C., H 2 is 20 l / min, NH 3 is 10 l / min, TMG is 1.7 × 10 −4 mol / min, DEZ is 1.5 × 10 −4 mol / min. The I layer 5 made of GaN having a thickness of 0.2 μm was formed by supplying at a ratio. In this way, a multilayer structure as shown in FIG. 2 was obtained.

次に、図3に示すように、I層5の上に、スパッタリングによりSiO2層11を2000Åの厚さに形成した。次に、そのSiO2層11上にフォトレジスト12を塗布して、フォトリソグラフにより、そのフォトレジスト12を高キャリア濃度N+ 層3に対する電極形成部位のフォトレジストを除去したパターンに形成した。次に、図4に示すように、フォトレジスト12によって覆われていないSiO2層11をフッ酸系エッチング液で除去した。次に、図5に示すように、フォトレジスト12及びSiO2層11によって覆われていない部位のI層5とその下の低キャリア濃度N層4と高キャリア濃度N+ 層3の上面一部を、真空度0.04Torr、高周波電力0.44W/cm2 、CCl2F2ガスを10ml/ 分で供給しドライエッチングした後、Arでドライエッチングした。次に、図6に示すように、I層5上に残っているSiO2層11をフッ酸で除去した。 Next, as shown in FIG. 3, a SiO 2 layer 11 was formed on the I layer 5 to a thickness of 2000 mm by sputtering. Next, a photoresist 12 was applied on the SiO 2 layer 11, and the photoresist 12 was formed by photolithography in a pattern in which the photoresist at the electrode formation site with respect to the high carrier concentration N + layer 3 was removed. Next, as shown in FIG. 4, the SiO 2 layer 11 not covered with the photoresist 12 was removed with a hydrofluoric acid etching solution. Next, as shown in FIG. 5, a part of the upper surface of the I layer 5 at a portion not covered with the photoresist 12 and the SiO 2 layer 11, the low carrier concentration N layer 4 and the high carrier concentration N + layer 3 therebelow. The sample was dry-etched by supplying a vacuum degree of 0.04 Torr, a high-frequency power of 0.44 W / cm 2 and CCl 2 F 2 gas at 10 ml / min, and then dry-etched with Ar. Next, as shown in FIG. 6, the SiO 2 layer 11 remaining on the I layer 5 was removed with hydrofluoric acid.

次に、図7に示すように、試料の上全面にAl層13を蒸着により形成した。そして、そのAl層13の上にフォトレジスト14を塗布して、フォトリソグラフにより、そのフォトレジスト14が高キャリア濃度N+ 層3及びI層5に対する電極部が残るように、所定形状にパターン形成した。次に、図7に示すようにそのフォトレジスト14をマスクとして下層のAl層13の露出部を硝酸系エッチング液でエッチングし、フォトレジスト14をアセトンで除去し、高キャリア濃度N+ 層3の電極8、I層5の電極7を形成した。 Next, as shown in FIG. 7, an Al layer 13 was formed by vapor deposition on the entire upper surface of the sample. Then, a photoresist 14 is applied on the Al layer 13, and a pattern is formed in a predetermined shape so that the photoresist 14 has electrode portions for the high carrier concentration N + layer 3 and the I layer 5 by photolithography. did. Next, as shown in FIG. 7, the exposed portion of the lower Al layer 13 is etched with a nitric acid-based etchant using the photoresist 14 as a mask, the photoresist 14 is removed with acetone, and the high carrier concentration N + layer 3 is formed. Electrode 8 and electrode 7 of I layer 5 were formed.

このようにして、図1に示す構造のMIS(Metal-Insulator-Semiconductor)構造の窒化ガリウム系発光素子を製造することができる。上記の製造過程において、高キャリア濃度N+ 層3を気相成長させるとき、H2を20 l/分、他の原料ガスとしてのNH3 を10 l/分及び、-15 ℃に保持した TMGをバブリングさせたH2を100cc/分で流し、シリコンを含むガスとしてH2で0.86ppm まで希釈したシラン(SiH4)を10cc/ 分〜300 cc/ 分の範囲で制御することにより、高キャリア濃度N+ 層3の抵抗率(=1/導電率)は、図8に示すように、3 ×10-1Ωcmから 8×10-3Ωcmまで変化させることができる。同様に、上記のシラン(SiH4)を10cc/ 分〜300 cc/ 分の範囲で制御すれば、高キャリア濃度N+ 層3のキャリア濃度(電子濃度)は、図8に示すように、6 ×1016/cm3から3 ×1018/cm3まで変化させることができる。 In this manner, a gallium nitride-based light emitting device having a MIS (Metal-Insulator-Semiconductor) structure having the structure shown in FIG. 1 can be manufactured. In the above manufacturing process, when the high carrier concentration N + layer 3 is vapor grown, T 2 is maintained at 20 L / min for H 2 , 10 l / min for NH 3 as another source gas, and at −15 ° C. of H 2 which was bubbled flowed at 100 cc / min, by controlling the silane diluted with H 2 to 0.86ppm as a gas containing silicon (SiH 4) in the range of 10 cc / min to 300 cc / min, a high carrier The resistivity (= 1 / conductivity) of the concentration N + layer 3 can be changed from 3 × 10 −1 Ωcm to 8 × 10 −3 Ωcm as shown in FIG. Similarly, if the above silane (SiH 4 ) is controlled in the range of 10 cc / min to 300 cc / min, the carrier concentration (electron concentration) of the high carrier concentration N + layer 3 is 6 as shown in FIG. It can be changed from × 10 16 / cm 3 to 3 × 10 18 / cm 3 .

なお、上記方法では、シラン(SiH4)を制御したが他の原料ガスの流量を制御しても良く、また、両者の混合比率を制御して抵抗率を変化させても良い。また、本実施例ではSiドーパント材料としてシランを使用したが、Siを含む有機化合物例えばテトラエチルシラン(Si(C2H5)4) などをH2でバブリングしたガスを用いても良い。このようにして、高キャリア濃度N+ 層3と低キャリア濃度N層4とを抵抗率の制御可能状態で形成することができた。 In the above method, although silane (SiH 4 ) is controlled, the flow rate of other source gases may be controlled, and the resistivity may be changed by controlling the mixing ratio of the two. In this embodiment, silane is used as the Si dopant material, but a gas obtained by bubbling an organic compound containing Si such as tetraethylsilane (Si (C 2 H 5 ) 4 ) with H 2 may be used. In this manner, the high carrier concentration N + layer 3 and the low carrier concentration N layer 4 could be formed in a state where the resistivity can be controlled.

この結果、上記の方法で製造された発光ダイオード10の発光強度は、0.2mcdであり、従来のI層とN層とから成る発光ダイオードの発光強度の4倍に向上した。又、発光面を観察した所、発光点の数が増加していることも観察された。   As a result, the light emission intensity of the light emitting diode 10 manufactured by the above method was 0.2 mcd, which was four times higher than that of the conventional light emitting diode composed of the I layer and the N layer. Further, when the light emitting surface was observed, it was also observed that the number of light emitting points was increased.

本発明は、電子濃度や導電率の制御されたN型の窒化ガリウム系化合物半導体の製造方法に用いられる。特に、電子濃度や導電率の制御されたN型の窒化ガリウム系化合物半導体を用いた発光素子の製造方法に有効である。また、本発明は、青色発光の窒化ガリウム系化合物半導体発光素子の発光効率の改善に有効である。   The present invention is used in a method for manufacturing an N-type gallium nitride compound semiconductor with controlled electron concentration and conductivity. In particular, it is effective for a method for manufacturing a light-emitting element using an N-type gallium nitride compound semiconductor whose electron concentration and conductivity are controlled. The present invention is also effective in improving the light emission efficiency of a blue light emitting gallium nitride compound semiconductor light emitting device.

本発明の具体的な一実施例に係る発光ダイオードの構成を示した構成図。The block diagram which showed the structure of the light emitting diode which concerns on one specific Example of this invention. 同実施例の発光ダイオードの製造工程を示した断面図Sectional drawing which showed the manufacturing process of the light emitting diode of the Example 同実施例の発光ダイオードの製造工程を示した断面図Sectional drawing which showed the manufacturing process of the light emitting diode of the Example 同実施例の発光ダイオードの製造工程を示した断面図Sectional drawing which showed the manufacturing process of the light emitting diode of the Example 同実施例の発光ダイオードの製造工程を示した断面図Sectional drawing which showed the manufacturing process of the light emitting diode of the Example 同実施例の発光ダイオードの製造工程を示した断面図Sectional drawing which showed the manufacturing process of the light emitting diode of the Example 同実施例の発光ダイオードの製造工程を示した断面図Sectional drawing which showed the manufacturing process of the light emitting diode of the Example シランガスの流量と気相成長されたN層の電気的特性との関係を示した測定図。The measurement figure which showed the relationship between the flow volume of silane gas, and the electrical property of the N layer by which vapor phase growth was carried out.

符号の説明Explanation of symbols

10…発光ダイオード
1…サファイア基板
2…バッファ層
3…高キャリア濃度N+
4…低キャリア濃度N層
5…I層
7,8…電極
DESCRIPTION OF SYMBOLS 10 ... Light emitting diode 1 ... Sapphire substrate 2 ... Buffer layer 3 ... High carrier concentration N + layer 4 ... Low carrier concentration N layer 5 ... I layer 7, 8 ... Electrode

Claims (1)

窒化ガリウム化合物半導体(GaN) の製造方法であって、基板上に前記窒化ガリウム化合物半導体(GaN) の成長温度よりも低温でバッファ層を形成し、バッファ層の形成された基板を用いて、有機金属化合物気相成長法によりシリコンを添加しない場合に高抵抗率となる状態で、シリコンを含むガスを他の原料ガスと同時に流すことにより気相成長させる過程において、前記シリコンを含むガスと前記他の原料ガスとの混合比率を制御することによりシリコンをドナーとして添加して導電率の制御されたN型の窒化ガリウム化合物半導体(GaN) の気相成長膜を得ることを特徴とする窒化ガリウム化合物半導体の製造方法。   A method for producing a gallium nitride compound semiconductor (GaN), comprising: forming a buffer layer on a substrate at a temperature lower than a growth temperature of the gallium nitride compound semiconductor (GaN); and using the substrate on which the buffer layer is formed, In the process of vapor phase growth by flowing a gas containing silicon simultaneously with another source gas in a state where the resistivity is high when silicon is not added by metal compound vapor deposition, the gas containing silicon and the other Nitride gallium nitride compound semiconductor (GaN) vapor-deposited film having controlled conductivity by adding silicon as a donor by controlling the mixing ratio with the source gas of gallium nitride Semiconductor manufacturing method.
JP2003330311A 2003-09-22 2003-09-22 Method for producing gallium nitride compound semiconductor Expired - Lifetime JP3661871B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003330311A JP3661871B2 (en) 2003-09-22 2003-09-22 Method for producing gallium nitride compound semiconductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003330311A JP3661871B2 (en) 2003-09-22 2003-09-22 Method for producing gallium nitride compound semiconductor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2001238119A Division JP3521201B2 (en) 2001-08-06 2001-08-06 Method of manufacturing gallium nitride compound semiconductor

Publications (2)

Publication Number Publication Date
JP2004096122A JP2004096122A (en) 2004-03-25
JP3661871B2 true JP3661871B2 (en) 2005-06-22

Family

ID=32064551

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003330311A Expired - Lifetime JP3661871B2 (en) 2003-09-22 2003-09-22 Method for producing gallium nitride compound semiconductor

Country Status (1)

Country Link
JP (1) JP3661871B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5098482B2 (en) 2007-07-25 2012-12-12 豊田合成株式会社 LIGHT EMITTING DEVICE MANUFACTURING METHOD AND LIGHT EMITTING DEVICE
JP5045388B2 (en) * 2007-11-20 2012-10-10 住友電気工業株式会社 Group III nitride semiconductor crystal growth method and group III nitride semiconductor crystal substrate manufacturing method
TW201511327A (en) 2013-09-06 2015-03-16 Ind Tech Res Inst Light-emitting diode

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59228776A (en) * 1983-06-10 1984-12-22 Nippon Telegr & Teleph Corp <Ntt> Semiconductor hetero-junction element
JP2623466B2 (en) * 1990-02-28 1997-06-25 豊田合成株式会社 Gallium nitride based compound semiconductor light emitting device

Also Published As

Publication number Publication date
JP2004096122A (en) 2004-03-25

Similar Documents

Publication Publication Date Title
JP2623466B2 (en) Gallium nitride based compound semiconductor light emitting device
JP2698796B2 (en) Group III nitride semiconductor light emitting device
JP3795624B2 (en) Nitrogen-3 group element compound semiconductor light emitting device
JPH06151968A (en) Nitrogen-3 group element compound semiconductor light emitting device
JPH1027924A (en) Nitride-group-iii element compound light emitting element
JP3312715B2 (en) Gallium nitride based compound semiconductor light emitting device
JPH07131068A (en) Nitrogen-group-iii element compound semiconductor light emitting element
JP3661871B2 (en) Method for producing gallium nitride compound semiconductor
JPH06151962A (en) Nitrogen-iii compound semiconductor luminous element and manufacture thereof
JP2681094B2 (en) Gallium nitride based compound semiconductor light emitting device
JP2001168389A (en) Method of manufacturing gallium nitride based compound semiconductor light emitting device
JP3521201B2 (en) Method of manufacturing gallium nitride compound semiconductor
JPH04163969A (en) Light emitting element of gallium nitride compound semiconductor
JP3613190B2 (en) Gallium nitride compound semiconductor light emitting device and method for manufacturing the same
JP3727091B2 (en) Group 3 nitride semiconductor device
JP2002118287A (en) Gallium nitride based compound semiconductor
JP2001185499A (en) Method for manufacturing gallium nitride-based compound semiconductor
JP2004080047A (en) Method of manufacturing gallium nitride based compound semiconductor
JP3700713B2 (en) Nitrogen-3 group element compound semiconductor device
JP3193980B2 (en) Gallium nitride based compound semiconductor light emitting device
JP3498185B2 (en) Nitrogen-3 group compound semiconductor light emitting device and method of manufacturing the same
JP2001168048A (en) Manufacturing method of gallium nitride semiconductor
JPH10261817A (en) Gallium nitride based compound semiconductor light emitting device
JP2002057370A (en) Manufacturing method of gallium nitride semiconductor
JP2002270892A (en) Gallium nitride based compound semiconductor light emitting device

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20031031

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20031125

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20031215

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20040210

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20040210

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040518

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20040520

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20040716

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050315

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050316

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080401

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090401

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100401

Year of fee payment: 5

EXPY Cancellation because of completion of term