Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3825310B2 - Input / output terminal, semiconductor element storage package, and semiconductor device - Google Patents
[go: Go Back, main page]

JP3825310B2 - Input / output terminal, semiconductor element storage package, and semiconductor device - Google Patents

Input / output terminal, semiconductor element storage package, and semiconductor device Download PDF

Info

Publication number
JP3825310B2
JP3825310B2 JP2001369277A JP2001369277A JP3825310B2 JP 3825310 B2 JP3825310 B2 JP 3825310B2 JP 2001369277 A JP2001369277 A JP 2001369277A JP 2001369277 A JP2001369277 A JP 2001369277A JP 3825310 B2 JP3825310 B2 JP 3825310B2
Authority
JP
Japan
Prior art keywords
metallized layer
input
output terminal
flat plate
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001369277A
Other languages
Japanese (ja)
Other versions
JP2003168753A (en
Inventor
義明 植田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2001369277A priority Critical patent/JP3825310B2/en
Publication of JP2003168753A publication Critical patent/JP2003168753A/en
Application granted granted Critical
Publication of JP3825310B2 publication Critical patent/JP3825310B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Lasers (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、光通信分野やマイクロ波通信およびミリ波通信等の分野で用いられる、高い周波数で作動する各種半導体素子を収納する半導体素子収納用パッケージに関する。
【0002】
【従来の技術】
従来の光通信分野やマイクロ波通信およびミリ波通信分野等で用いられる、高い周波数で作動する各種半導体素子を気密封止して収容する半導体素子収納用パッケージ(以下、半導体パッケージという)として、例えば光通信分野に用いられる光半導体パッケージを図4に示す。同図に示すように、光半導体パッケージとしての半導体パッケージ1は、一般に鉄(Fe)−ニッケル(Ni)−コバルト(Co)合金や銅(Cu)−タングステン(W)合金等の金属から成り、上側主面の略中央部に半導体レーザ(LD)やフォトダイオード(PD)等の光半導体素子等の半導体素子2が載置される載置部3を設けた基体4を有する。この基体4は、略長方形の板状であり、その対向する一対の辺部に外部の実装基板にネジ止めするためのネジ止め孔11が設けられている。
【0003】
また、載置部3を囲繞するように基体4の上側主面に銀ロウ等のロウ材を介して接合されるとともに、基体4の長辺側に位置する両側部に、半導体素子2と外部電気回路とを電気的に接続する高周波信号入出力用の入出力端子5を嵌着接合するための貫通孔または切欠き部から成る取付部6が設けられた枠体7を有する。この枠体7は、Fe−Ni−Co合金等から成り、基体4の短辺側に位置する一側部に、光ファイバ12が固定される筒状の光ファイバ固定部材(以下、固定部材という)18が嵌着接合される貫通孔14が形成されている。そして、枠体7の光伝送路である貫通孔14の枠体7外側開口の周囲には、枠体7の熱膨張係数に近似するFe−Ni−Co合金やFe−Ni合金等の金属から固定部材18が銀ロウ等のロウ材で接合される。
【0004】
また、シールリング17は、枠体7の上面および入出力端子5の上面に銀ロウ等のロウ材を介して接合され、入出力端子5を枠体7と挟持するとともに上面に蓋体15をシーム溶接等により接合するための接合媒体として機能する。
【0005】
このような半導体パッケージ1は以下のように作製される。基体4の載置部3に半導体素子2を錫(Sn)−鉛(Pb)半田等の低融点ロウ材で載置固定させるとともに、半導体素子2の電極をボンディングワイヤ(図示せず)を介して図5に示す入出力端子5の線路導体28に電気的に接続する。さらに、光ファイバ12と半導体素子2との光軸を調整して、固定部材18の枠体7外側の端面に光ファイバ12を樹脂等の接着剤で取着した金属ホルダ13を、金(Au)−錫(Sn)等の低融点ロウ材で接合する。
【0006】
そして、枠体7の上面に蓋体15をシーム溶接等により接合して、基体4と枠体7と蓋体15とから成る容器内部に半導体素子2を気密に収容することにより、製品としての光半導体装置となる。この光半導体装置は、外部の実装基板上にネジ止めされた後、半導体素子2を外部電気回路から供給される駆動用の高周波信号によって光励起させ、励起したレーザ光等の光を光ファイバ12に授受させ光ファイバ12内を伝送させることにより、大容量の情報を高速に伝送できる光電変換装置として機能し、光通信分野等に多用されている。
【0007】
そこで、上記の半導体パッケージ1に用いられる入出力端子5には、電気的に絶縁され、リード端子の接続およびワイヤーボンディングが可能な配線パターンの形成ができることが必要となる。このような入出力端子5は、図5,図6に示すように、上面の1辺側から対向する他辺側にかけて形成された配線パターンとしての線路導体28を有する誘電体から成る平板部9と、平板部9の上面に線路導体28を間に挟んで接合された誘電体から成る立壁部10とから構成されている。また、平板部9および立壁部10の線路導体28に略平行な両側面には、線路導体28を擬似同軸状に囲み接地導体として機能するとともに、図4に示す取付部6の内周面に銀ロウ等のロウ材を介して入出力端子5を接合させる接合媒体として機能する接合用のメタライズ層(図示せず)が形成されている。
【0008】
この線路導体28の枠体7外側の部位の上面には、Fe−Ni−Co合金等の金属から成り、銀ロウ等のロウ材で接合されるとともに、入出力端子5と外部電気回路との電気的接続を行なうためのリード端子16が接合される。一方、線路導体28の枠体7内側の部位の上面に位置するワイヤーボンディング部28aには、Au,アルミニウム(Al)等の線材から成り、超音波接合法や熱圧着法等により半導体素子2と入出力端子5との電気的接続を行なうためのボンディングワイヤ(図示せず)が接続される。
【0009】
この入出力端子5を構成する誘電体としては、一般にアルミナ(Al23)質焼結体等のセラミックスが用いられていた。一方、入出力端子5に形成される線路導体28には、電気抵抗が小さく、上記セラミックスと同時焼成により微細な配線パターンの形成が可能なWやMo等の高融点金属が採用されていた。
【0010】
近年、より高い周波数の入出力信号を伝送できるとともに小型化されたものに対する要求が高まっており、その結果線路導体28の線幅も細くなって配線抵抗が増大するようになっていた。しかし、高融点金属から成る線路導体28では、シート抵抗もせいぜい8mΩ/□程度までしか低くできず、高周波信号の透過損失が大きくなるという問題があった。そこで、より低抵抗のCuまたはCuとW,Moとを組み合わせた導体を用いて上記セラミックスと同時焼成して線路導体28を形成することが提案されている。
【0011】
【発明が解決しようとする課題】
しかしながら、CuまたはCuとW,Moとを組み合わせた導体は、アルミナ(Al23)質焼結体から成る誘電体と1200〜1500℃の低い温度で同時焼成されて成るメタライズ層で線路導体28を形成するため、またアルミナ(Al23)質焼結体はCuとの濡れ性が悪いため、その誘電体成分はCuまたはCuとW,Moとを組み合わせたメタライズ層への拡散が不充分となっていた。その結果、半導体素子2と入出力端子5との電気的接続を行なうボンディングワイヤには外力が加わらないことから、線路導体28のワイヤーボンディング部28aには何等問題は生じないものの、上記メタライズ層にロウ付けされ、外部電気回路に電気的な接続を行なうリード端子16に、接続時等に外部応力が加わると、リード端子16がメタライズ層ごと平板部9の上面から剥離するという問題点があった。
【0012】
従って、本発明は上記問題点に鑑み完成されたものであり、その目的は、半導体パッケージの入出力端子に形成された線路導体がアルミナを主成分とする焼結体等と同時焼成で強固に形成でき、また線路導体上に接合されたリード端子に外力が加わっても強固に接合されて剥離せず、さらに線路導体の導体抵抗が小さいため高周波信号の伝送特性が向上した入出力端子を具備した半導体パッケージとすることにある。
【0013】
【課題を解決するための手段】
本発明の入出力端子は、上面の一辺側から対向する他辺側にかけて形成された複数の線路導体を有するセラミックスから成る平板部および該平板部の上面に前記線路導体を間に挟んで接合されたセラミックスから成る立壁部から構成された半導体素子収納用パッケージ用の入出力端子において、前記線路導体は、銅を10〜70体積%ならびにタングステンおよびモリブデンの少なくとも一方を30〜90体積%含有するとともに、前記一辺側から前記立壁部の直下の途中まで線路状とされ前記途中から前記他辺側の端の手前の位置にかけて二股に分岐している第一のメタライズ層と、モリブデンを主成分とするとともに前記第一のメタライズ層の二股分岐部から前記他辺側の終端までの部位および前記第一のメタライズ層の二股部に挟まれた前記平板部の上面を覆っている第二のメタライズ層とから構成されており、前記平板部と前記複数の線路導体と前記立壁部とは同時焼成されて成ることを特徴とする。
本発明の半導体素子収納用パッケージは、上側主面に半導体素子が載置される載置部を有する基体と、前記上側主面に前記載置部を囲繞するように取着され、側部に切欠き部または貫通孔から成る入出力端子の取付部が形成された枠体と、前記取付部に嵌着された本発明の入出力端子とを具備していることを特徴とする。
本発明の半導体装置は、本発明の半導体素子収納用パッケージと、前記載置部に載置されるとともに電極が前記入出力端子に接続された半導体素子と、前記枠体の上面に枠体内側を塞ぐように接合された蓋体とを具備していることを特徴とする。
【0014】
本発明は、上記の構成により、アルミナ質焼結体等から成る平板部の誘電体成分が、Moを主成分とする第二のメタライズ層に容易に拡散するとともに、第二のメタライズ層のシート抵抗が低減される。その結果、平板部の他辺側、即ち枠体外側の部位のリード端子接続部に相当する第二のメタライズ層が、アルミナ質焼結体等から成る平板部上面に強固に接合されるため、接続されたリード端子の外部応力に対する強度が増大して接続信頼性が向上する。従って、大きな電流が流れても発熱量が小さい線路導体が得られる。
【0015】
また、平板部の一辺側、即ち枠体内側の部位にあるワイヤーボンディング部であってCuを10〜70体積%ならびにWおよび/またはMoを30〜90体積%含有する低抵抗導体から成る第一のメタライズ層と、リード端子接続部であってMoを主成分とする第二のメタライズ層とが電気的に接続されていることから、第一のメタライズ層のCuが第二のメタライズ層に拡散して、第一のメタライズ層よりも導体抵抗が大きい第二のメタライズ層の導体抵抗が小さくなり、第二のメタライズ層の悪影響を小さくすることができ、その結果高周波信号の透過損失が大きくなるのを抑えることができる。
【0016】
従って、入出力端子の線路導体は、アルミナを主成分とする焼結体等から成る平板部と同時焼成でき、外部電気回路との電気的接続を行なうためのリード端子に外力が加わっても平板部上面に強固に接合されて剥離することがないものとなる。故に、本発明の半導体パッケージはそのような線路導体を有する入出力端子を具備した高周波信号の伝送特性に優れたものとなる。
【0017】
【発明の実施の形態】
本発明の半導体パッケージについて以下に詳細に説明する。図1は、本発明の半導体パッケージ用の入出力端子を示す斜視図であり、図2は図1の入出力端子の平面図、図3は本発明の半導体パッケージ用の入出力端子ついて実施の形態の他の例を示す断面図である。本発明の半導体パッケージ全体の基本構成は従来例の図4と同様であり、共通する各部の詳細な説明は省略する。
【0018】
本発明の入出力端子は、図1〜図3に示すように、略四角形の誘電体板から成り、上面に1辺側から対向する他辺側にかけて形成された複数の線路導体8を有する平板部9と、その上面に複数の線路導体8を間に挟んで接合された誘電体から成る略直方体の立壁部10とから構成される。線路導体8は、Cuを10〜70体積%ならびにWおよび/またはMoを30〜90体積%含有するとともに、平板部9の一辺側(枠体7内側の辺側)から立壁部10の直下の途中まで単線の線路状とされその途中から他辺側(枠体7外側の辺側)の端9aの手前の位置にかけて二股に分岐している第一のメタライズ層11と、Moを主成分とするとともに第一のメタライズ層11の二股分岐部12から他辺側(枠体7外側の辺側)の終端Cまでの部位および第一のメタライズ層11の二股部11aに挟まれた平板部9の上面(領域E)を覆っている第二のメタライズ層13とから構成されている。
【0019】
図2は、第二のメタライズ層13が立壁部10の直下の途中まで形成された場合を示し、図3は、第二のメタライズ層13が平板部9上面の枠体7内側の部位にまで形成された場合を示す。
【0020】
図2は、線路導体8の幅が全体として同じであり、第一のメタライズ層11の二股部11aが、平板部9の一辺側の単線の線路状部に平行に延びている一対の幅の細い線路から成っている構成を示している。二股部11aは、図2の構成に限らず、第一のメタライズ層11の幅が平板部9の一辺側の単線の線路状部から二股部11aで広がるように、線路導体8の幅が二股部11aで大きくなっていてもよく、また第一のメタライズ層11の幅が平板部9の一辺側の単線の線路状部から二股部11aで小さくなっていてもよい。ただし、図2のように線路導体8の幅が全体として同じである方が、線路導体8のインピーダンスを整合させることが容易であり好ましい。
【0021】
線路導体8のリード端子接続部8bである第二のメタライズ層は、平板部9および立壁部10を構成するセラミックス等の誘電体に対する密着性が極めて良好であり、線路導体8全体の配線抵抗についても、ワイヤーボンディング部8aが上記組成の第一のメタライズ層11から成るとともに第二のメタライズ層13との接合部が上記構成となっていることから、リード端子接続部8bおよびワイヤーボンディング部8aを含めた全体のシート抵抗が5mΩ/□程度と低抵抗になる。
【0022】
線路導体8のワイヤーボンディング部8aは、第一のメタライズ層11から成り、後述するように平板部9および立壁部10を構成する誘電体と同時焼成により形成される。この第一のメタライズ層11は、Cuを10〜70体積%ならびにWおよび/またはMoを30〜90体積%含有して成るが、線路導体8の低抵抗化、誘電体との同時焼結性および線路導体8の保形性を良好にするうえで、Cuを40〜60体積%ならびにWおよび/またはMoを40〜60体積%含有することが好ましい。この場合、ワイヤーボンディング部8aのシート抵抗を4mΩ/□程度に低減できる。即ち、ワイヤボンディング部8aは、導電性の高いCuを含むCuW等となっていることから、シート抵抗がより小さくなる。
【0023】
第一のメタライズ層11におけるCuの量が10体積%未満であり、かつWおよび/またはMoの量が90体積%を超えると、電気抵抗が高くなる。また、Cuの量が70体積%を超え、かつWおよび/またはMoの量が30体積%未満になると、第一のメタライズ層11の保形性が低下し、第一のメタライズ層11ににじみ等が発生したり、溶融したCuにより第一のメタライズ層11が凝集して断線を生じるとともに、誘電体と第一のメタライズ層11との熱膨張差により第一のメタライズ層11が剥離を生じ易くなる。
【0024】
また、第一のメタライズ層11、Wおよび/またはMoが平均粒径1〜10μmの球状あるいは数個の粒子の焼結粒子としてCuから成るマトリックス中に分散含有されていることが好適である。これは、平均粒径が1μmより小さいと第一のメタライズ層11の保形性が悪くなり、組織が多孔質化して抵抗値が高くなる。他方、10μmを超えると、Cuから成るマトリックスがWやMoの粒子によって分断されて、抵抗値が高くなったり、Cu成分の分離によりにじみが発生する恐れがある。より好ましくは、Wおよび/またはMoの平均粒径は1.3〜5μmがよく、1.3μm未満では、焼結時に焼結が進行しすぎて誘電体との接着強度が低下するおそれがある。5μmを超えると、焼結が不十分となり、第一のメタライズ層11の強度不足や誘電体との密着性不足、さらに抵抗の増加等が発生するおそれがある。さらに好ましくは1.3〜3μmが良い。
【0025】
線路導体8のリード端子接続部8bである第二のメタライズ層13は、第一のメタライズ層11と同様に、後述するように平板部9および立壁部10を構成する誘電体と同時焼成により形成される。Moを主成分とする第二のメタライズ層13は、Mo−Mnペーストを用いて誘電体と同時焼成して形成される。Mo−Mnペーストとしては、例えばMoを70〜90重量%ならびにMnを2〜15重量%、酸化珪素(SiO2)を5〜20重量%、酸化チタン(TiO2)を1〜10重量%含有するものが良い。また、第二のメタライズ層13にはとりわけアルミナ質焼結体から成る誘電体成分が容易に拡散するため、平板部9がアルミナ質焼結体から成る場合、第二のメタライズ層13が強固に被着される。その結果、ロウ材により接合されたリード端子16の外部応力に対する強度が増加して接続信頼性が向上する。従って、平板部9はアルミナ質焼結体から成ることが好ましい。
【0026】
また、第一のメタライズ層11と第二のメタライズ層13は、立壁部10の下面の直下、または立壁部10よりも枠体7内側の部位で接続される。このとき、第一のメタライズ層11のCu成分が第二のメタライズ層13側に拡散して接続されていることから、立壁部10の下面の直下の接続部においてはCuが全体的に拡散されている。従って、Cuの拡散により、第一のメタライズ層11と第二のメタライズ層13との接続部での抵抗変化が急激ではなく徐々に変化するものとなり、その結果高周波信号の伝送特性に対する影響がほとんどない。
【0027】
本発明において、第二のメタライズ層13が、第一のメタライズ層11の二股分岐部12から二股部11aの終端Cおよび第一のメタライズ層11の二股部11aに挟まれた平板部9の上面を覆っていることにより、二股部11aに挟まれた平板部9の上面において、第二のメタライズ層13にアルミナ質焼結体等から成る誘電体成分が容易に拡散し、第二のメタライズ層13が強固に被着される。また、第一のメタライズ層11の二股分岐部12から二股部11aの終端Cまでの部位において、第一のメタライズ層11のCu成分が第二のメタライズ層13側に拡散して接続されるので、第二のメタライズ層13の導体抵抗が小さくなり、第一のメタライズ層11よりも導体抵抗が大きい第二のメタライズ層13の悪影響を小さくすることができ、その結果、高周波信号の透過損失が大きくなるのを抑えることができる。
【0028】
また図2に示すように、好ましくは、第一のメタライズ層11における立壁部10下面の直下の途中の二股分岐部12から二股部11aの終端Cまでの部位を、第二のメタライズ層13がこの部位よりも幅広に覆うように、第二のメタライズ層13が被着形成されてリード端子接続部8bが覆われることがよい。これにより、第二のメタライズ層13の接合面積が増大するとともに、二股部11aが第二のメタライズ層13によって押え込まれた構成となる。従って、リード端子16が第二のメタライズ層13上にロウ付けされた場合、第二のメタライズ層13が主にMoからなるため誘電体成分が容易に拡散して第二のメタライズ層13が平板部9に強固に接合されているため、リード端子16が第二のメタライズ層13とともに平板部9から剥がれることがなく、リード端子16の接合強度が向上する。
【0029】
このとき、二股部11aが平板部9の端9aにまで形成されていると、第二のメタライズ層13から二股部11aの端部が露出する場合があり、この露出した二股部11aから第二のメタライズ層13が剥れる場合がある。従って、平板部9の端9aの手前の位置に二股部11aの終端Cを設けるが、終端Cは端9aの0.1〜0.5mm手前に位置しているのが良い。終端Cの位置と端9aとの間の距離が0.1mm未満になると、第一のメタライズ層11となる導体ペーストの印刷バラツキにより、二股部11aの終端Cが端9aにかかる場合があり、その結果第二のメタライズ層13が終端Cの剥れを起点として剥れる恐れがある。また、上記の距離が0.5mmを超えると、シート抵抗を小さくする効果が低下する傾向にある。好適には0.2〜0.4mmがよい。
【0030】
また、二股部11aを覆う第二のメタライズ層13の二股部11aからの幅方向のはみ出し幅は0.3〜0.7mmがよい。はみ出し幅が0.3mm未満では、第二のメタライズ層13となる導体ペーストを印刷する際に、下方の二股部11aとなる印刷層の段差でカスレが発生する場合がある。また、はみ出し幅が0.7mmを超えると、線路導体8の高密度化が阻害されてしまう。
【0031】
また、第一のメタライズ層11と第二のメタライズ層13との立壁部10の下面における接続部では、接続部の厚みが厚くなるので、立壁部10を平板部9に接合する際に加圧接合して入出力端子5の寸法精度を確保することができる。この加圧接合は、入出力端子5と枠体7との気密封止にとっても効果的である。また、図3のように、第一のメタライズ層11に対する第二のメタライズ層13の接続開始部が立壁部10よりも枠体7内側にあってもよい。この場合、第一のメタライズ層11と第二のメタライズ層13との接続開始部の大きな段差が立壁部10の下面で生じないため、気密封止を確実にすることができる。
【0032】
さらに、線路導体8の表面には、酸化による腐食防止、ワイヤボンディング性、半田との濡れ性、および線路導体8の低抵抗化のために、Au,Cu,チタン(Ti),Niおよびパラジウム(Pd)のうちの少なくとも1種からなる第二のメタライズ層13が、無電解めっき法、電解めっき法等によって被着されていることが好ましい。特に、耐食性の向上と抵抗低減の点から、最表面はAu層から成ることがより好ましい。また線路導体8中には、誘電体との密着性を改善するために、誘電体を構成するセラミックスの主成分であるセラミック成分、または誘電体組成と同一組成のセラミック成分を0.05〜2体積%の割合で含有させることが好ましい。
【0033】
この線路導体8の枠体7外側の部位には、外部電気回路と入出力端子5との高周波信号の入出力を行なうためのFe−Ni−Co合金等の金属から成るリード端子16が、銀ロウ等のロウ材で接合される。
【0034】
入出力端子5の平板部9は、アルミナを主成分とするセラミックスから成るのがよく、第一のメタライズ層11と第二のメタライズ層13から成る線路導体8との同時焼結性の点で好ましい。このアルミナを主成分とするセラミックスは、相対密度が95%以上、特に97%以上、さらには99%以上の高緻密体から成ることが好適であり、高熱伝導性と高強度を具備するものとなる。また、線路導体8との同時焼成時に線路導体8の保形性を確保するために、焼成温度を1200〜1500℃の低温とするとともに相対密度を95%以上に緻密化させることが好ましい。
【0035】
従って、このようなアルミナを主成分とするセラミックスとしては、主成分のアルミナを84〜90重量%含有するとともに、上記焼成温度での焼結性を高める点でMn化合物をMnO換算で2〜6重量%含有するものが好適である。またこのセラミックスには、第3成分として、SiO、およびマグネシウム(Mg),カルシウム(Ca),ストロンチウム(Sr)等のアルカリ土類元素の1種以上を酸化物として含有させるとよく、第一のメタライズ層との同時焼結性が向する。第3成分の含有量は、SiOは2〜15重量%がよく、上記同時焼結性の点から3〜10重量%がより好適である。またアルカリ土類元素は、酸化物換算で合計が0.1〜4重量%が良く、さらに同時焼結性の点から0.2〜2.5重量%が良い。
【0036】
さらに第4成分として、W,Mo,クロム(Cr)等の金属を着色成分として2重量%以下の割合で含有させても良い。
【0037】
本発明では、Al23以外の成分は、Al23主結晶相の粒界に非晶質相また結晶質相として存在するが、熱伝導性を高めるうえで粒界中に助剤成分を含有する結晶質相が形成されていることが好ましい。また、Al23主結晶相は、粒状または柱状の結晶として存在するが、これら主結晶相の平均結晶粒径は1.5〜5μmであることが好ましい。なお、主結晶相が柱状結晶から成る場合、上記平均結晶粒径は短軸径に基く。この主結晶相の平均結晶粒径が1.5μm未満では高熱伝導化が難しく、5μmを超えると入出力端子5に要求される強度が得られ難くなる。
【0038】
入出力端子5の立壁部10は、平板部9と同様の誘電体から成り、その上面全面に線路導体8と同様の材料から成るメタライズ層が形成されるとともに、図4に示す枠体7の取付部6の内周面に接合される面にもメタライズ層が形成されている。このメタライズ層は、線路導体8と同様の方法により金属ペーストを所定パターンに印刷塗布し焼成することにより形成される。
【0039】
かくして得られた入出力端子5は、Fe−Ni−Co合金やCu−W合金等の金属から成る基体4の上側主面に接合された枠体7の側部の取付部6に、銀ロウ等のロウ材により嵌着接合される。これにより、枠体7の一部となって内外を気密に仕切るとともに枠体7の内外を導通する導電路となる。
【0040】
次に、本発明の入出力端子5の製造方法について、以下の工程[1]〜[6]によって具体的に説明する。
【0041】
[1]入出力端子5の平板部9と立壁部10を形成するために、主成分となるAl23原料粉末として、平均粒径が0.5〜2.5μm、より好ましくは0.5〜2μmの粉末を用いる。これは、平均粒径が0.5μm未満の場合、そのような微粉末は取り扱いが難しく、また粉末製造のコストが高くなり、2.5μmより大きくなると、1500℃以下の低温での焼成が困難となるからである。
【0042】
[2]Al23原料粉末に対して、第2成分としてMnO2を2〜15重量%、より好ましくは3〜10重量%の割合で添加する。また、第3成分として、SiO2およびMgO,CaO,SrO等のアルカリ土類元素の1種以上の酸化物を0.1〜4重量%、より好ましくは0.2〜2.5重量%の割合で添加する。さらに、第4成分として、W,Mo,Cr等の遷移金属の金属粉末や酸化物粉末等を着色成分として金属換算で2重量%以下の割合で添加する。なお、これらの各酸化物を添加する際は、酸化物粉末以外に、焼成することにより酸化物を形成し得る炭酸塩、硝酸塩、酢酸塩等でもって添加しても良い。
【0043】
[3]この混合粉末から周知の成形方法によりシート状の成形体を作成する。具体的には、この混合粉末に有機バインダーや溶媒を添加してスラリーを調製した後、得られたスラリーをドクターブレード法によりシート状に成形する。または、この混合粉末に有機バインダーを添加し、プレス成形法や圧延成形法により所定の厚さのシート状の成形体を作製する。
【0044】
[4]平均粒径が1〜10μmのCu粉末を10〜70体積%、平均粒径が1〜10μmのWおよび/またはMo粉末を30〜90体積%の割合で含有した導体ペーストAと、平均粒径が1〜10μmのMo粉末を70〜90重量%、平均粒径が1〜10μmのMn粉末を2〜15重量%、SiO2粉末を5〜20重量%、TiO2粉末を1〜10重量%の割合で含有した導体ペーストBを調製する。導体ペーストAを用いて、平板部9用のシート状の成形体のワイヤーボンディング部8a側の表面からリード端子接続部8b側の表面にかけて、スクリーン印刷法やグラビア印刷法等により第一のメタライズ層11となる配線パターンを印刷塗布する。次に、リード端子接続部8b側表面に形成した配線パターンに一部が重なるように、導体ペーストBを用いて、上記成形体の表面に、スクリーン印刷法やグラビア印刷法等により、第二のメタライズ層13となる配線パターンを印刷塗布する。その後、配線パターンの重複部を加圧して所定厚さになるように微調整する。
【0045】
これらの導体ペーストA,B中には、平板部9の誘電体との密着性を高めるために、Al23粉末、または誘電体を構成する酸化物セラミックス成分と同一組成のセラミック粉末を0.05〜2体積%添加することも可能である。
【0046】
[5]シート状の成形体から、平板部9および立壁部10の形状のものを打ち抜き加工で作製し、平板部9の上面に立壁部10を積層圧着し、この積層体を非酸化性雰囲気中、最高温度1200〜1500℃で焼成し一体化する。焼成温度が1200℃より低いと、酸化アルミニウム質焼結体の相対密度が95%以上となるように緻密化できず、熱伝導性や強度が低下する。1500℃を超えると、導体ペーストA中のWやMo自体の焼結が進み、マトリックスであるCu中にW,Moが均一に存在する均質な組織の第一のメタライズ層11が得られず、低い抵抗値とすることができなくなる。即ち、ワイヤーボンディング部8a側の線路導体8のシート抵抗を8mΩ/□以下とすることが困難になる。また1500℃を超えると、酸化物セラミックスの主結晶相の粒径が大きくなって異常粒成長が発生したり、Cuがセラミックス中に拡散する際の経路である粒界の長さが短くなるとともに拡散速度も速くなる。その結果、拡散距離を30μm以下に抑制することが困難となり、抵抗値が増加することになる。従って、上記焼成温度は1250〜1400℃の範囲がより好適である。
【0047】
また、焼成時の非酸化性雰囲気としては、窒素または窒素と水素の混合雰囲気が好ましい。特に、線路導体8中のCuの拡散を抑制する点で、窒素および水素を含み、露点が10℃以下、特に−10℃以下の非酸化性雰囲気が好ましい。この非酸化性雰囲気にはアルゴンガス等の不活性ガスを混入しても良い。この非酸化性雰囲気の露点が10℃より高いと、焼成中に酸化物セラミックスと雰囲気中の水分とが反応して酸化膜を形成し、この酸化膜と線路導体8中のCuが反応し、線路導体8の低抵抗化の妨げとなるのみならずCuの拡散を助長するからである。
【0048】
[6]同時焼成された線路導体8に対して、無電解めっき法または電解めっき法により、Au,Cu,Ti,NiおよびPdのうちの少なくとも1種を含む金属層を0.5〜10μmの厚さで被着する。
【0049】
そして線路導体8に対して、外部電気回路と入出力端子5との高周波信号の入出力を行なうための、Fe−Ni−Co合金やCu−W等の金属から成るリード端子16が銀ロウ等のロウ材で接合される。
【0050】
本発明において、第一のメタライズ層11中のCu,W,Moの体積%は以下のようにして特定できる。即ち、第一のメタライズ層11はCuの融点(1083℃)以上の1200〜1500℃で平板部9と同時焼成されるものであり、Cuとそれより融点が1000℃以上高いW,Moとは固溶体を形成しないため、第一のメタライズ層11はW粒子,Mo粒子の間をCuが埋めた構成となり、その結果Cuを分離することが容易にできるため、Cu,W,Moの体積%を特定することが可能となる。具体的は以下のようになる。まず、一定量の線路導体8の一部の重量を測定した後、それに含有されるCu成分のみを亜硫酸ナトリウム,塩酸または硫酸等の酸で溶解する。処理液にCu成分が溶解し終えて処理液の量が変化しなくなった後、線路導体8の一部の重量を再度測定し重量変化を算出する。Cuの比重8.94よりCuの体積を算出する。酸処理後の線路導体8の一部の重量から、W(比重19.3)および/またはMo(比重10.22)の体積を算出する。Cu,W,Moのそれぞれの体積から体積%を算出する。
【0051】
なお、本発明は上記実施の形態に限定されず、本発明の要旨を逸脱しない範囲内において種々の変更を行うことは何等支障ない。
【0052】
【発明の効果】
本発明は、入出力端子の平板部の上面に形成された線路導体は、銅を10〜70体積%ならびにタングステンおよび/またはモリブデンを30〜90体積%含有するとともに、平板部の一辺側から立壁部の直下の途中まで線路状とされその途中から他辺側の端の手前の位置にかけて二股に分岐している第一のメタライズ層と、モリブデンを主成分とするとともに第一のメタライズ層の二股分岐部から他辺側の終端までの部位および第一のメタライズ層の二股部に挟まれた平板部の上面を覆っている第二のメタライズ層とから構成されていることにより、アルミナ質焼結体等から成る平板部の誘電体成分が、Moを主成分とする第二のメタライズ層に容易に拡散するとともに、第二のメタライズ層のシート抵抗が低減される。その結果、枠体外側の部位のリード端子接続部に相当する第二のメタライズ層が、アルミナ質焼結体等から成る平板部上面に強固に接合されるため、接続されたリード端子の外部応力に対する強度が増大して接続信頼性が向上する。従って、大きな電流が流れても発熱量が小さい線路導体が得られる。
【0053】
また、枠体内側の部位にあるワイヤーボンディング部であってCuを10〜70体積%ならびにWおよび/またはMoを30〜90体積%含有する低抵抗導体から成る第一のメタライズ層と、リード端子接続部であってMoを主成分とする第二のメタライズ層とが電気的に接続されていることから、第一のメタライズ層のCuが第二のメタライズ層に拡散して、第一のメタライズ層よりも導体抵抗が大きい第二のメタライズ層の悪影響を小さくすることができ、その結果高周波信号の透過損失が大きくなるのを抑えることができる。
【0054】
従って、入出力端子の線路導体は、アルミナを主成分とする焼結体等から成る平板部と同時焼成でき、外部電気回路との電気的接続を行なうためのリード端子に外力が加わっても平板部上面に強固に接合されて剥離することがないものとなる。故に、本発明の半導体パッケージはそのような線路導体を有する入出力端子を具備した高周波信号の伝送特性に優れたものとなる。
【図面の簡単な説明】
【図1】本発明の半導体パッケージにおける入出力端子について実施の形態の例を示す斜視図である。
【図2】図1の入出力端子の平面図である。
【図3】本発明の入出力端子の他の例を示す平面図である。
【図4】従来の半導体パッケージを示す分解斜視図である。
【図5】従来の半導体パッケージにおける入出力端子の斜視図である。
【図6】図5の入出力端子の断面図である。
【符号の説明】
1:半導体パッケージ
2:半導体素子
3:載置部
4:基体
5:入出力端子
6:取付部
7:枠体
8:線路導体
9:平板部
10:立壁部
11:第一のメタライズ層
11a:二股部
12:二股分岐部
13:第二のメタライズ層
C:終端
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor element storage package for storing various semiconductor elements operating at a high frequency, which are used in the fields of optical communication, microwave communication, millimeter wave communication, and the like.
[0002]
[Prior art]
As a semiconductor element storage package (hereinafter referred to as a semiconductor package) for hermetically sealing and storing various semiconductor elements operating at a high frequency used in the conventional optical communication field, microwave communication, and millimeter wave communication fields, for example, An optical semiconductor package used in the optical communication field is shown in FIG. As shown in the figure, a semiconductor package 1 as an optical semiconductor package is generally made of a metal such as an iron (Fe) -nickel (Ni) -cobalt (Co) alloy or a copper (Cu) -tungsten (W) alloy, The substrate 4 is provided with a mounting portion 3 on which a semiconductor element 2 such as an optical semiconductor element such as a semiconductor laser (LD) or a photodiode (PD) is mounted at a substantially central portion of the upper main surface. The base 4 has a substantially rectangular plate shape, and a screwing hole 11 for screwing to an external mounting board is provided in a pair of opposing sides.
[0003]
Further, it is joined to the upper main surface of the base body 4 via a brazing material such as silver brazing so as to surround the mounting portion 3, and the semiconductor element 2 and the outside are connected to both side portions located on the long side of the base body 4. It has a frame 7 provided with a mounting portion 6 formed of a through hole or a notch for fitting and joining an input / output terminal 5 for high-frequency signal input / output that is electrically connected to an electric circuit. The frame body 7 is made of an Fe—Ni—Co alloy or the like, and is a cylindrical optical fiber fixing member (hereinafter referred to as a fixing member) to which the optical fiber 12 is fixed to one side portion located on the short side of the base body 4. ) 18 is formed and through-hole 14 is formed. Then, around the outer opening of the frame body 7 of the through hole 14 that is an optical transmission path of the frame body 7, a metal such as Fe—Ni—Co alloy or Fe—Ni alloy that approximates the thermal expansion coefficient of the frame body 7 is used. The fixing member 18 is joined with a brazing material such as silver brazing.
[0004]
The seal ring 17 is joined to the upper surface of the frame body 7 and the upper surface of the input / output terminal 5 via a brazing material such as silver brazing, and the input / output terminal 5 is sandwiched between the frame body 7 and a lid body 15 is attached to the upper surface. It functions as a joining medium for joining by seam welding or the like.
[0005]
Such a semiconductor package 1 is manufactured as follows. The semiconductor element 2 is placed and fixed on the mounting portion 3 of the base 4 with a low melting point brazing material such as tin (Sn) -lead (Pb) solder, and the electrodes of the semiconductor element 2 are connected via bonding wires (not shown). Are electrically connected to the line conductor 28 of the input / output terminal 5 shown in FIG. Further, by adjusting the optical axes of the optical fiber 12 and the semiconductor element 2, a metal holder 13 in which the optical fiber 12 is attached to the end surface of the fixing member 18 on the outer side of the frame body 7 with an adhesive such as a resin is attached to gold (Au ) -Bonding with a low melting point brazing material such as tin (Sn).
[0006]
Then, the lid 15 is joined to the upper surface of the frame 7 by seam welding or the like, and the semiconductor element 2 is hermetically accommodated inside the container composed of the base 4, the frame 7 and the lid 15. An optical semiconductor device is obtained. In this optical semiconductor device, after being screwed onto an external mounting substrate, the semiconductor element 2 is optically excited by a driving high-frequency signal supplied from an external electric circuit, and the excited light such as laser light is applied to the optical fiber 12. It functions as a photoelectric conversion device that can transmit and receive a large amount of information at a high speed by transmitting and receiving through the optical fiber 12, and is widely used in the field of optical communication and the like.
[0007]
Therefore, it is necessary for the input / output terminals 5 used in the semiconductor package 1 to be capable of forming a wiring pattern that is electrically insulated and capable of connecting lead terminals and wire bonding. 5 and 6, the input / output terminal 5 has a flat plate portion 9 made of a dielectric having a line conductor 28 as a wiring pattern formed from one side of the upper surface to the opposite side. And a standing wall portion 10 made of a dielectric material joined to the upper surface of the flat plate portion 9 with the line conductor 28 interposed therebetween. Further, the both sides of the flat plate portion 9 and the standing wall portion 10 substantially parallel to the line conductor 28 surround the line conductor 28 in a pseudo-coaxial manner and function as a ground conductor, and on the inner peripheral surface of the attachment portion 6 shown in FIG. A joining metallized layer (not shown) that functions as a joining medium for joining the input / output terminals 5 via a brazing material such as silver brazing is formed.
[0008]
The upper surface of the part outside the frame body 7 of the line conductor 28 is made of a metal such as an Fe-Ni-Co alloy, and is joined by a brazing material such as silver brazing, and the input / output terminal 5 and an external electric circuit are connected to each other. Lead terminals 16 for electrical connection are joined. On the other hand, the wire bonding portion 28a located on the upper surface of the portion inside the frame body 7 of the line conductor 28 is made of a wire material such as Au or aluminum (Al), and is connected to the semiconductor element 2 by an ultrasonic bonding method or a thermocompression bonding method. A bonding wire (not shown) for electrical connection with the input / output terminal 5 is connected.
[0009]
Generally, the dielectric constituting the input / output terminal 5 is alumina (Al 2 O Three ) Ceramics such as quality sintered bodies have been used. On the other hand, the line conductor 28 formed on the input / output terminal 5 employs a refractory metal such as W or Mo that has a low electrical resistance and can form a fine wiring pattern by simultaneous firing with the ceramics.
[0010]
In recent years, there has been an increasing demand for miniaturized devices capable of transmitting higher frequency input / output signals, and as a result, the line width of the line conductor 28 has been reduced and the wiring resistance has been increased. However, the line conductor 28 made of a refractory metal has a problem that the sheet resistance can only be lowered to about 8 mΩ / □ at most, and the transmission loss of high-frequency signals becomes large. Therefore, it has been proposed to form the line conductor 28 by co-firing with the ceramic using a conductor having a lower resistance Cu or a combination of Cu and W, Mo.
[0011]
[Problems to be solved by the invention]
However, the conductor that combines Cu or Cu and W, Mo is alumina (Al 2 O Three ) In order to form the line conductor 28 with a dielectric made of a sintered material and a metallized layer co-fired at a low temperature of 1200 to 1500 ° C., alumina (Al 2 O Three ) Since the sintered body has poor wettability with Cu, the dielectric component has not sufficiently diffused into the metallized layer combining Cu or Cu with W and Mo. As a result, since no external force is applied to the bonding wire that electrically connects the semiconductor element 2 and the input / output terminal 5, no problem occurs in the wire bonding portion 28a of the line conductor 28. When an external stress is applied to the lead terminal 16 that is brazed and electrically connected to the external electric circuit at the time of connection or the like, the lead terminal 16 is peeled off from the upper surface of the flat plate portion 9 together with the metallized layer. .
[0012]
Accordingly, the present invention has been completed in view of the above problems, and its purpose is to strengthen the line conductor formed at the input / output terminal of the semiconductor package by simultaneous firing with a sintered body mainly composed of alumina. An input / output terminal that can be formed and does not peel off even when an external force is applied to the lead terminal joined on the line conductor, and further improves the transmission characteristics of high-frequency signals because the conductor resistance of the line conductor is small. It is to make a semiconductor package.
[0013]
[Means for Solving the Problems]
The input / output terminal of the present invention is formed from one side of the upper surface to the opposite side. plural An input / output terminal for a package for housing a semiconductor element, comprising: a flat plate portion made of ceramics having a line conductor; and a standing wall portion made of ceramics joined to the upper surface of the flat plate portion with the line conductor interposed therebetween. The conductor contains 10 to 70% by volume of copper and 30 to 90% by volume of at least one of tungsten and molybdenum, and has a line shape from the one side to the middle immediately below the standing wall, and from the middle to the other side. A first metallized layer that is bifurcated to a position before the end of the first metal, a portion mainly composed of molybdenum and a portion from the bifurcated branch of the first metallized layer to the terminal on the other side, and the first A second metallization layer covering an upper surface of the flat plate part sandwiched between two fork parts of the one metallization layer; Consists of The flat plate part And the plurality of line conductors and the standing wall portion It is characterized by being co-fired.
The semiconductor element storage package of the present invention is attached to a base having a mounting portion on which an upper main surface is mounted with a semiconductor element, and to surround the mounting portion on the upper main surface. It is characterized by comprising a frame in which an input / output terminal mounting portion comprising a notch or a through hole is formed, and the input / output terminal of the present invention fitted to the mounting portion.
The semiconductor device of the present invention includes a semiconductor element storage package of the present invention, a semiconductor element mounted on the mounting portion and having an electrode connected to the input / output terminal, and an inner frame body on the upper surface of the frame body And a lid joined so as to close the cover.
[0014]
According to the present invention, with the above configuration, the dielectric component of the flat plate portion made of an alumina sintered body easily diffuses into the second metallized layer mainly composed of Mo, and the sheet of the second metallized layer Resistance is reduced. As a result, the second metallized layer corresponding to the lead terminal connecting portion on the other side of the flat plate portion, that is, the outer portion of the frame body is firmly bonded to the upper surface of the flat plate portion made of an alumina sintered body, etc. The strength of the connected lead terminals against external stress is increased, and the connection reliability is improved. Therefore, a line conductor that generates a small amount of heat even when a large current flows can be obtained.
[0015]
Also, a wire bonding portion on one side of the flat plate portion, i.e., on the inner side of the frame, and comprising a low resistance conductor containing 10 to 70 volume% Cu and 30 to 90 volume% W and / or Mo. Since the metallized layer of the first metallized layer is electrically connected to the second metallized layer, which is a lead terminal connecting portion and mainly composed of Mo, Cu in the first metallized layer diffuses into the second metallized layer. Thus, the conductor resistance of the second metallized layer, which has a higher conductor resistance than the first metallized layer, is reduced, and the adverse effect of the second metallized layer can be reduced, resulting in an increase in transmission loss of high-frequency signals. Can be suppressed.
[0016]
Therefore, the line conductor of the input / output terminal can be fired simultaneously with the flat plate portion made of a sintered body mainly composed of alumina, and the flat plate even if an external force is applied to the lead terminal for electrical connection with the external electric circuit. It will be firmly bonded to the upper surface of the part and will not peel off. Therefore, the semiconductor package of the present invention has excellent high-frequency signal transmission characteristics including an input / output terminal having such a line conductor.
[0017]
DETAILED DESCRIPTION OF THE INVENTION
The semiconductor package of the present invention will be described in detail below. FIG. 1 shows a semiconductor package of the present invention. For 2 is a perspective view showing an input / output terminal, FIG. 2 is a plan view of the input / output terminal of FIG. 1, and FIG. 3 is a semiconductor package of the present invention; For Input / output terminals In It is sectional drawing which shows the other example of embodiment about it. The basic configuration of the entire semiconductor package of the present invention is the same as that of the conventional example shown in FIG. 4, and a detailed description of common parts will be omitted.
[0018]
As shown in FIGS. 1 to 3, the input / output terminal of the present invention is a flat plate having a plurality of line conductors 8 formed on a top surface from one side to the other side facing the other side. A portion 9 and an upright wall portion 10 having a substantially rectangular parallelepiped shape made of a dielectric material joined to the upper surface of the portion 9 with a plurality of line conductors 8 interposed therebetween. The line conductor 8 contains 10 to 70% by volume of Cu and 30 to 90% by volume of W and / or Mo, and is directly below the standing wall 10 from one side of the flat plate part 9 (side inside the frame body 7). A first metallized layer 11 that is formed in a single-line shape to the middle and branches into a fork from the middle to a position in front of the end 9a on the other side (outside of the frame body 7), and Mo as a main component. And a flat plate portion 9 sandwiched between the bifurcated portion 11a of the first metallized layer 11 and the portion from the bifurcated branching portion 12 of the first metallized layer 11 to the terminal C on the other side (the outer side of the frame 7). And a second metallized layer 13 covering the upper surface (region E).
[0019]
FIG. 2 shows a case where the second metallized layer 13 is formed up to the middle of the standing wall 10, and FIG. 3 shows that the second metallized layer 13 reaches the part inside the frame 7 on the upper surface of the flat plate part 9. The case where it is formed is shown.
[0020]
In FIG. 2, the width of the line conductor 8 is the same as a whole, and the bifurcated portion 11 a of the first metallized layer 11 extends in parallel to the single line-shaped portion on one side of the flat plate portion 9. The structure which consists of a thin track is shown. The bifurcated portion 11 a is not limited to the configuration of FIG. 2, and the width of the line conductor 8 is bifurcated so that the width of the first metallized layer 11 extends from the single line-shaped portion on one side of the flat plate portion 9 at the bifurcated portion 11 a. The width of the first metallized layer 11 may be reduced at the forked portion 11a from the single line-shaped portion on one side of the flat plate portion 9. However, it is preferable that the line conductors 8 have the same width as a whole as shown in FIG. 2 because it is easy to match the impedance of the line conductors 8.
[0021]
The second metallized layer which is the lead terminal connecting portion 8b of the line conductor 8 has extremely good adhesion to a dielectric material such as ceramics constituting the flat plate portion 9 and the standing wall portion 10, and the wiring resistance of the entire line conductor 8 is as follows. In addition, since the wire bonding portion 8a is composed of the first metallized layer 11 having the above composition and the joint portion with the second metallized layer 13 has the above-described configuration, the lead terminal connecting portion 8b and the wire bonding portion 8a are The total sheet resistance including the resistance becomes as low as about 5 mΩ / □.
[0022]
The wire bonding portion 8a of the line conductor 8 is composed of the first metallized layer 11, and is formed by simultaneous firing with a dielectric that forms the flat plate portion 9 and the standing wall portion 10 as will be described later. The first metallized layer 11 contains 10 to 70% by volume of Cu and 30 to 90% by volume of W and / or Mo. However, the resistance of the line conductor 8 is reduced, and the simultaneous sintering with the dielectric is performed. In order to improve the shape retention of the line conductor 8, it is preferable to contain 40 to 60% by volume of Cu and 40 to 60% by volume of W and / or Mo. In this case, the sheet resistance of the wire bonding portion 8a can be reduced to about 4 mΩ / □. That is, since the wire bonding portion 8a is made of CuW containing Cu having high conductivity, the sheet resistance is further reduced.
[0023]
When the amount of Cu in the first metallized layer 11 is less than 10% by volume and the amount of W and / or Mo exceeds 90% by volume, the electrical resistance increases. Further, when the amount of Cu exceeds 70% by volume and the amount of W and / or Mo becomes less than 30% by volume, the shape retention of the first metallized layer 11 is deteriorated, and the first metallized layer 11 is blurred. Or the first metallized layer 11 is agglomerated due to the melted Cu to cause disconnection, and the first metallized layer 11 is peeled off due to a difference in thermal expansion between the dielectric and the first metallized layer 11. It becomes easy.
[0024]
Further, the first metallized layer 11, W and / or Mo is preferably dispersed and contained in a matrix made of Cu as sintered particles of spherical or several particles having an average particle diameter of 1 to 10 μm. This is because when the average particle size is smaller than 1 μm, the shape retention of the first metallized layer 11 becomes poor, the structure becomes porous, and the resistance value becomes high. On the other hand, when the thickness exceeds 10 μm, the matrix made of Cu is divided by the W and Mo particles, and there is a possibility that the resistance value becomes high and bleeding occurs due to separation of the Cu component. More preferably, the average particle size of W and / or Mo is preferably 1.3 to 5 μm. If the average particle size is less than 1.3 μm, the sintering progresses excessively during sintering, and the adhesive strength to the dielectric may be reduced. . If it exceeds 5 μm, the sintering becomes insufficient, and there is a possibility that the strength of the first metallized layer 11 is insufficient, the adhesiveness with the dielectric is insufficient, and the resistance is increased. More preferably, the thickness is 1.3 to 3 μm.
[0025]
Similar to the first metallized layer 11, the second metallized layer 13 which is the lead terminal connecting part 8b of the line conductor 8 is formed by simultaneous firing with a dielectric material constituting the flat plate part 9 and the standing wall part 10 as described later. Is done. The second metallized layer 13 containing Mo as a main component is formed by simultaneous firing with a dielectric using a Mo—Mn paste. Examples of the Mo-Mn paste include 70 to 90% by weight of Mo and 2 to 15% by weight of Mn, silicon oxide (SiO 2 2 ) 5-20% by weight, titanium oxide (TiO 2 ) In an amount of 1 to 10% by weight. In addition, since the dielectric component made of an alumina sintered body easily diffuses into the second metallized layer 13 in particular, when the flat plate portion 9 is made of an alumina sintered body, the second metallized layer 13 is strong. To be attached. As a result, the strength against the external stress of the lead terminal 16 joined by the brazing material is increased, and the connection reliability is improved. Therefore, the flat plate portion 9 is preferably made of an alumina sintered body.
[0026]
Further, the first metallized layer 11 and the second metallized layer 13 are connected directly below the lower surface of the standing wall 10 or at a site inside the frame body 7 with respect to the standing wall 10. At this time, since the Cu component of the first metallized layer 11 is diffused and connected to the second metallized layer 13 side, Cu is diffused as a whole at the connection part directly below the lower surface of the standing wall part 10. ing. Therefore, due to the diffusion of Cu, the resistance change at the connection portion between the first metallized layer 11 and the second metallized layer 13 changes gradually rather than abruptly. As a result, there is almost no influence on the transmission characteristics of the high-frequency signal. Absent.
[0027]
In the present invention, the second metallized layer 13 is an upper surface of the flat plate part 9 sandwiched between the bifurcated branch part 12 of the first metallized layer 11 and the terminal C of the bifurcated part 11 a and the bifurcated part 11 a of the first metallized layer 11. , The dielectric component made of an alumina sintered body is easily diffused into the second metallized layer 13 on the upper surface of the flat plate part 9 sandwiched between the forked parts 11a, and the second metallized layer 13 is firmly attached. In addition, since the Cu component of the first metallized layer 11 is diffused and connected to the second metallized layer 13 side in the region from the bifurcated branch part 12 of the first metallized layer 11 to the terminal C of the bifurcated part 11a. The conductor resistance of the second metallized layer 13 is reduced, and the adverse effect of the second metallized layer 13 having a conductor resistance higher than that of the first metallized layer 11 can be reduced. As a result, the transmission loss of high-frequency signals is reduced. It can suppress the increase.
[0028]
As shown in FIG. 2, the second metallized layer 13 preferably has a portion from the bifurcated branch portion 12 in the middle of the first metallized layer 11 immediately below the lower surface of the standing wall portion 10 to the end C of the bifurcated portion 11a. It is preferable that the second metallized layer 13 is deposited and covered so as to cover the portion wider than this portion to cover the lead terminal connecting portion 8b. As a result, the bonding area of the second metallized layer 13 is increased, and the forked portion 11 a is pressed by the second metallized layer 13. Therefore, when the lead terminal 16 is brazed onto the second metallized layer 13, the second metallized layer 13 is mainly made of Mo, so that the dielectric component is easily diffused and the second metallized layer 13 is flat. Since the lead terminal 16 is not peeled off from the flat plate part 9 together with the second metallized layer 13, the joint strength of the lead terminal 16 is improved.
[0029]
At this time, if the bifurcated portion 11 a is formed up to the end 9 a of the flat plate portion 9, the end of the bifurcated portion 11 a may be exposed from the second metallized layer 13. The metallized layer 13 may be peeled off. Therefore, the end C of the bifurcated portion 11a is provided at a position before the end 9a of the flat plate portion 9, but the end C is preferably positioned 0.1 to 0.5 mm before the end 9a. When the distance between the position of the end C and the end 9a is less than 0.1 mm, the end C of the bifurcated portion 11a may be applied to the end 9a due to the printing variation of the conductor paste that becomes the first metallized layer 11. As a result, the second metallized layer 13 may be peeled off starting from the peeling of the end C. Moreover, when said distance exceeds 0.5 mm, it exists in the tendency for the effect which makes sheet resistance small. The thickness is preferably 0.2 to 0.4 mm.
[0030]
The protruding width in the width direction from the bifurcated portion 11a of the second metallized layer 13 covering the bifurcated portion 11a is preferably 0.3 to 0.7 mm. If the protruding width is less than 0.3 mm, when printing the conductor paste that becomes the second metallized layer 13, there is a case where a blur occurs at the step of the printed layer that becomes the lower bifurcated portion 11 a. Moreover, when the protrusion width exceeds 0.7 mm, the density of the line conductor 8 is hindered.
[0031]
Moreover, since the thickness of a connection part becomes thick in the connection part in the lower surface of the standing wall part 10 of the 1st metallization layer 11 and the 2nd metallization layer 13, it is pressurized when joining the standing wall part 10 to the flat plate part 9. By joining, the dimensional accuracy of the input / output terminal 5 can be ensured. This pressure bonding is also effective for hermetic sealing between the input / output terminal 5 and the frame body 7. Further, as shown in FIG. 3, the connection start portion of the second metallized layer 13 with respect to the first metallized layer 11 may be located inside the frame body 7 with respect to the standing wall 10. In this case, since a large step at the connection start portion between the first metallized layer 11 and the second metallized layer 13 does not occur on the lower surface of the standing wall portion 10, hermetic sealing can be ensured.
[0032]
Furthermore, on the surface of the line conductor 8, Au, Cu, titanium (Ti), Ni and palladium (in order to prevent corrosion due to oxidation, wire bonding, wettability with solder, and low resistance of the line conductor 8). It is preferable that the second metallized layer 13 made of at least one of Pd) is applied by an electroless plating method, an electrolytic plating method or the like. In particular, the outermost surface is more preferably made of an Au layer from the viewpoint of improving corrosion resistance and reducing resistance. Further, in order to improve the adhesion to the dielectric, the line conductor 8 contains 0.05 to 2 ceramic components, which are the main components of ceramics constituting the dielectric, or ceramic components having the same composition as the dielectric composition. It is preferable to contain it in the ratio of volume%.
[0033]
A lead terminal 16 made of a metal such as an Fe-Ni-Co alloy for inputting / outputting a high-frequency signal between the external electric circuit and the input / output terminal 5 is provided on the outer side of the frame body 7 of the line conductor 8. Joined with brazing material such as brazing.
[0034]
The flat plate portion 9 of the input / output terminal 5 is preferably made of ceramics whose main component is alumina, in terms of simultaneous sintering of the line conductor 8 formed of the first metallized layer 11 and the second metallized layer 13. preferable. The alumina-based ceramic is preferably composed of a high-density body having a relative density of 95% or more, particularly 97% or more, and more preferably 99% or more, and has high thermal conductivity and high strength. Become. Moreover, in order to ensure the shape retention of the line conductor 8 at the time of simultaneous firing with the line conductor 8, it is preferable that the firing temperature is a low temperature of 1200 to 1500 ° C. and the relative density is densified to 95% or more.
[0035]
Therefore, as such a ceramic containing alumina as a main component, 84 to 90% by weight of the main component alumina is contained, and the Mn compound is changed to MnO in terms of enhancing the sinterability at the firing temperature. 2 What contains 2 to 6 weight% in conversion is suitable. Moreover, this ceramic has SiO 3 as a third component. 2 , And one or more alkaline earth elements such as magnesium (Mg), calcium (Ca), and strontium (Sr) may be contained as oxides, and the simultaneous sinterability with the first metallized layer is improved. Up To do. The content of the third component is SiO 2 Is preferably 2 to 15% by weight, and more preferably 3 to 10% by weight in view of the above-mentioned simultaneous sintering property. The total amount of alkaline earth elements is preferably 0.1 to 4% by weight in terms of oxide, and more preferably 0.2 to 2.5% by weight from the viewpoint of simultaneous sintering.
[0036]
Further, as a fourth component, a metal such as W, Mo, chromium (Cr) may be contained as a coloring component in a proportion of 2% by weight or less.
[0037]
In the present invention, Al 2 O Three Ingredients other than Al 2 O Three Although it exists as an amorphous phase or a crystalline phase at the grain boundary of the main crystalline phase, it is preferable that a crystalline phase containing an auxiliary component is formed in the grain boundary in order to enhance thermal conductivity. Al 2 O Three The main crystal phase exists as granular or columnar crystals, and the average crystal grain size of these main crystal phases is preferably 1.5 to 5 μm. When the main crystal phase is composed of columnar crystals, the average crystal grain size is based on the minor axis diameter. When the average crystal grain size of the main crystal phase is less than 1.5 μm, it is difficult to achieve high thermal conductivity, and when it exceeds 5 μm, it is difficult to obtain the strength required for the input / output terminal 5.
[0038]
The standing wall portion 10 of the input / output terminal 5 is made of the same dielectric material as the flat plate portion 9, and a metallized layer made of the same material as that of the line conductor 8 is formed on the entire upper surface thereof, and the frame 7 shown in FIG. A metallized layer is also formed on the surface joined to the inner peripheral surface of the attachment portion 6. This metallized layer is formed by printing and applying a metal paste in a predetermined pattern and baking by the same method as the line conductor 8.
[0039]
The input / output terminal 5 obtained in this manner is connected to the mounting portion 6 on the side of the frame body 7 joined to the upper main surface of the base 4 made of a metal such as Fe—Ni—Co alloy or Cu—W alloy. It is fitted and joined by brazing material such as. As a result, it becomes a part of the frame 7, and the inside and outside of the frame 7 are hermetically partitioned, and a conductive path that conducts the inside and outside of the frame 7 is formed.
[0040]
Next, the manufacturing method of the input / output terminal 5 of the present invention will be specifically described by the following steps [1] to [6].
[0041]
[1] Al as a main component for forming the flat plate portion 9 and the standing wall portion 10 of the input / output terminal 5 2 O Three As the raw material powder, a powder having an average particle diameter of 0.5 to 2.5 μm, more preferably 0.5 to 2 μm is used. This is because when the average particle size is less than 0.5 μm, such fine powders are difficult to handle, and the powder production cost is high, and when the average particle size is larger than 2.5 μm, firing at a low temperature of 1500 ° C. or less is difficult. Because it becomes.
[0042]
[2] Al 2 O Three MnO as the second component for the raw material powder 2 In an amount of 2 to 15% by weight, more preferably 3 to 10% by weight. As the third component, SiO 2 And one or more oxides of alkaline earth elements such as MgO, CaO and SrO are added in a proportion of 0.1 to 4% by weight, more preferably 0.2 to 2.5% by weight. Furthermore, as a fourth component, a metal powder or oxide powder of a transition metal such as W, Mo, or Cr is added as a coloring component in a proportion of 2% by weight or less in terms of metal. In addition, when adding each of these oxides, you may add with carbonate, nitrate, acetate etc. which can form an oxide by baking other than oxide powder.
[0043]
[3] A sheet-like molded body is prepared from this mixed powder by a known molding method. Specifically, an organic binder and a solvent are added to the mixed powder to prepare a slurry, and the obtained slurry is formed into a sheet by a doctor blade method. Alternatively, an organic binder is added to the mixed powder, and a sheet-like molded body having a predetermined thickness is produced by a press molding method or a rolling molding method.
[0044]
[4] Conductive paste A containing 10 to 70% by volume of Cu powder having an average particle diameter of 1 to 10 μm and 30 to 90% by volume of W and / or Mo powder having an average particle diameter of 1 to 10 μm; 70 to 90% by weight of Mo powder having an average particle diameter of 1 to 10 μm, 2 to 15% by weight of Mn powder having an average particle diameter of 1 to 10 μm, SiO 2 2 5-20% by weight of powder, TiO 2 A conductor paste B containing 1 to 10% by weight of powder is prepared. Using the conductive paste A, the first metallized layer is formed by screen printing, gravure printing or the like from the surface on the wire bonding portion 8a side to the surface on the lead terminal connecting portion 8b side of the sheet-like molded body for the flat plate portion 9. 11 is printed and applied. Next, a second paste is applied to the surface of the molded body using the conductive paste B so as to partially overlap the wiring pattern formed on the surface of the lead terminal connection portion 8b, by screen printing, gravure printing, or the like. A wiring pattern to be the metallized layer 13 is printed and applied. Thereafter, the overlapping portion of the wiring pattern is pressed and finely adjusted to a predetermined thickness.
[0045]
In these conductor pastes A and B, in order to improve the adhesion of the flat plate portion 9 to the dielectric, Al 2 O Three It is also possible to add 0.05 to 2% by volume of powder or ceramic powder having the same composition as the oxide ceramic component constituting the dielectric.
[0046]
[5] From the sheet-like molded body, the flat plate portion 9 and the upright wall portion 10 are formed by punching, the upright wall portion 10 is laminated and pressure-bonded to the upper surface of the flat plate portion 9, and the laminated body is treated in a non-oxidizing atmosphere Medium and baked at a maximum temperature of 1200 to 1500 ° C. and integrated. When the firing temperature is lower than 1200 ° C., the aluminum oxide sintered body cannot be densified so that the relative density becomes 95% or more, and thermal conductivity and strength are lowered. When the temperature exceeds 1500 ° C., sintering of W and Mo itself in the conductive paste A proceeds, and the first metallized layer 11 having a homogeneous structure in which W and Mo are uniformly present in Cu as a matrix cannot be obtained. A low resistance value cannot be obtained. That is, it becomes difficult to set the sheet resistance of the line conductor 8 on the wire bonding portion 8a side to 8 mΩ / □ or less. Further, when the temperature exceeds 1500 ° C., the grain size of the main crystal phase of the oxide ceramic becomes large and abnormal grain growth occurs, and the length of the grain boundary which is a path when Cu diffuses into the ceramic becomes short. The diffusion rate is also increased. As a result, it becomes difficult to suppress the diffusion distance to 30 μm or less, and the resistance value increases. Accordingly, the firing temperature is more preferably in the range of 1250 to 1400 ° C.
[0047]
Further, as the non-oxidizing atmosphere during firing, nitrogen or a mixed atmosphere of nitrogen and hydrogen is preferable. In particular, a non-oxidizing atmosphere containing nitrogen and hydrogen and having a dew point of 10 ° C. or lower, particularly −10 ° C. or lower is preferable in terms of suppressing diffusion of Cu in the line conductor 8. An inert gas such as argon gas may be mixed in the non-oxidizing atmosphere. When the dew point of this non-oxidizing atmosphere is higher than 10 ° C., oxide ceramics react with moisture in the atmosphere during firing to form an oxide film, and this oxide film reacts with Cu in the line conductor 8, This is because it not only prevents the resistance of the line conductor 8 from being lowered but also promotes the diffusion of Cu.
[0048]
[6] A metal layer containing at least one of Au, Cu, Ti, Ni and Pd is formed to 0.5 to 10 μm by electroless plating or electrolytic plating on the co-fired line conductor 8. Deposit by thickness.
[0049]
A lead terminal 16 made of a metal such as Fe—Ni—Co alloy or Cu—W for inputting / outputting a high-frequency signal between the external electric circuit and the input / output terminal 5 with respect to the line conductor 8 is silver solder or the like. Joined with brazing material.
[0050]
In the present invention, the volume% of Cu, W, and Mo in the first metallized layer 11 can be specified as follows. That is, the first metallized layer 11 is co-fired with the flat plate portion 9 at 1200 to 1500 ° C. which is not lower than the melting point (1083 ° C.) of Cu. Since a solid solution is not formed, the first metallized layer 11 has a structure in which Cu is filled between W particles and Mo particles. As a result, Cu can be easily separated, so the volume% of Cu, W, and Mo is reduced. It becomes possible to specify. concrete In Is as follows. First, after measuring the weight of a certain amount of the line conductor 8, only the Cu component contained therein is dissolved with an acid such as sodium sulfite, hydrochloric acid or sulfuric acid. After the Cu component is completely dissolved in the processing liquid and the amount of the processing liquid does not change, the weight of a part of the line conductor 8 is measured again to calculate the weight change. The volume of Cu is calculated from the specific gravity of Cu of 8.94. The volume of W (specific gravity 19.3) and / or Mo (specific gravity 10.22) is calculated from the weight of part of the line conductor 8 after the acid treatment. The volume% is calculated from the respective volumes of Cu, W, and Mo.
[0051]
It should be noted that the present invention is not limited to the above-described embodiment, and various modifications can be made without departing from the scope of the present invention.
[0052]
【The invention's effect】
In the present invention, the line conductor formed on the upper surface of the flat plate portion of the input / output terminal contains 10 to 70% by volume of copper and 30 to 90% by volume of tungsten and / or molybdenum, and stands from one side of the flat plate portion. A first metallized layer that is line-shaped to the middle immediately below the part and branches into the foreground from the middle to the position just before the end on the other side; Alumina sintered by being composed of the second metallized layer covering the upper surface of the flat plate part sandwiched between the bifurcated part of the first metallized layer and the part from the branch part to the terminal on the other side The dielectric component of the flat plate portion made of a body or the like is easily diffused into the second metallized layer mainly composed of Mo, and the sheet resistance of the second metallized layer is reduced. As a result, the second metallized layer corresponding to the lead terminal connecting portion on the outside of the frame is firmly bonded to the upper surface of the flat plate portion made of an alumina sintered body, so that the external stress of the connected lead terminal As a result, the connection reliability is improved. Therefore, a line conductor that generates a small amount of heat even when a large current flows can be obtained.
[0053]
A first metallized layer comprising a low-resistance conductor, which is a wire bonding portion located inside the frame body and contains 10 to 70% by volume of Cu and 30 to 90% by volume of W and / or Mo; and a lead terminal Since the second metallization layer, which is a connection part and is mainly composed of Mo, is electrically connected, Cu in the first metallization layer diffuses into the second metallization layer, and the first metallization The adverse effect of the second metallization layer having a conductor resistance higher than that of the layer can be reduced, and as a result, an increase in transmission loss of the high-frequency signal can be suppressed.
[0054]
Therefore, the line conductor of the input / output terminal can be fired simultaneously with the flat plate portion made of a sintered body mainly composed of alumina, and the flat plate even if an external force is applied to the lead terminal for electrical connection with the external electric circuit. It will be firmly bonded to the upper surface of the part and will not peel off. Therefore, the semiconductor package of the present invention has excellent high-frequency signal transmission characteristics including an input / output terminal having such a line conductor.
[Brief description of the drawings]
FIG. 1 is a perspective view showing an example of an embodiment of an input / output terminal in a semiconductor package of the present invention.
2 is a plan view of the input / output terminal of FIG. 1. FIG.
FIG. 3 is a plan view showing another example of the input / output terminal of the present invention.
FIG. 4 is an exploded perspective view showing a conventional semiconductor package.
FIG. 5 is a perspective view of input / output terminals in a conventional semiconductor package.
6 is a cross-sectional view of the input / output terminal of FIG.
[Explanation of symbols]
1: Semiconductor package
2: Semiconductor element
3: Placement section
4: Substrate
5: Input / output terminal
6: Mounting part
7: Frame
8: Line conductor
9: Flat plate
10: Standing wall
11: First metallization layer
11a: bifurcated part
12: Bifurcated branch
13: Second metallization layer
C: Termination

Claims (3)

上面の一辺側から対向する他辺側にかけて形成された複数の線路導体を有するセラミックスから成る平板部および該平板部の上面に前記線路導体を間に挟んで接合されたセラミックスから成る立壁部から構成された半導体素子収納用パッケージ用の入出力端子において、前記線路導体は、銅を10〜70体積%ならびにタングステンおよびモリブデンの少なくとも一方を30〜90体積%含有するとともに、前記一辺側から前記立壁部の直下の途中まで線路状とされ前記途中から前記他辺側の端の手前の位置にかけて二股に分岐している第一のメタライズ層と、モリブデンを主成分とするとともに前記第一のメタライズ層の二股分岐部から前記他辺側の終端までの部位および前記第一のメタライズ層の二股部に挟まれた前記平板部の上面を覆っている第二のメタライズ層とから構成されており、前記平板部と前記複数の線路導体と前記立壁部とは同時焼成されて成ることを特徴とする入出力端子。A flat plate portion made of ceramics having a plurality of line conductors formed from one side of the upper surface to the opposite other side, and a standing wall portion made of ceramics joined to the upper surface of the flat plate portion with the line conductors sandwiched therebetween In the input / output terminal for the package for housing a semiconductor element, the line conductor contains 10 to 70% by volume of copper and 30 to 90% by volume of at least one of tungsten and molybdenum, and the standing wall portion from the one side. A first metallized layer that is in the form of a line up to the middle immediately below and bifurcated from the middle to a position just before the end on the other side, and a main component of molybdenum and the first metallized layer Covers the portion from the bifurcated branch to the end on the other side and the upper surface of the flat plate sandwiched between the bifurcated portions of the first metallized layer And which it is composed of a second metallization layer, input and output terminals, characterized in that formed by co-firing with said plate and said plurality of line conductors and the vertical wall portion. 上側主面に半導体素子が載置される載置部を有する基体と、前記上側主面に前記載置部を囲繞するように取着され、側部に切欠き部または貫通孔から成る入出力端子の取付部が形成された枠体と、前記取付部に嵌着された請求項1記載の入出力端子とを具備していることを特徴とする半導体素子収納用パッケージ。  A base having a mounting portion on which the semiconductor element is mounted on the upper main surface, and an input / output composed of a cutout portion or a through hole attached to the upper main surface so as to surround the mounting portion. 2. A package for housing a semiconductor element, comprising: a frame in which a terminal mounting portion is formed; and the input / output terminal according to claim 1 fitted to the mounting portion. 請求項2記載の半導体素子収納用パッケージと、前記載置部に載置されるとともに電極が前記入出力端子に接続された半導体素子と、前記枠体の上面に枠体内側を塞ぐように接合された蓋体とを具備していることを特徴とする半導体装置。  A package for housing a semiconductor element according to claim 2, a semiconductor element placed on the mounting portion and having an electrode connected to the input / output terminal, and an upper surface of the frame so as to block the inner side of the frame A semiconductor device comprising: a covered lid.
JP2001369277A 2001-12-03 2001-12-03 Input / output terminal, semiconductor element storage package, and semiconductor device Expired - Fee Related JP3825310B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001369277A JP3825310B2 (en) 2001-12-03 2001-12-03 Input / output terminal, semiconductor element storage package, and semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001369277A JP3825310B2 (en) 2001-12-03 2001-12-03 Input / output terminal, semiconductor element storage package, and semiconductor device

Publications (2)

Publication Number Publication Date
JP2003168753A JP2003168753A (en) 2003-06-13
JP3825310B2 true JP3825310B2 (en) 2006-09-27

Family

ID=19178697

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001369277A Expired - Fee Related JP3825310B2 (en) 2001-12-03 2001-12-03 Input / output terminal, semiconductor element storage package, and semiconductor device

Country Status (1)

Country Link
JP (1) JP3825310B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2023141972A (en) * 2022-03-24 2023-10-05 新光電気工業株式会社 Ceramic substrates and their manufacturing methods, electrostatic chucks, substrate fixing devices, packages for semiconductor devices

Also Published As

Publication number Publication date
JP2003168753A (en) 2003-06-13

Similar Documents

Publication Publication Date Title
JP4959079B2 (en) Package for storing semiconductor elements
JP3825310B2 (en) Input / output terminal, semiconductor element storage package, and semiconductor device
JP4530579B2 (en) Package for storing semiconductor elements
JP3762352B2 (en) Wiring board
JP2003188300A (en) Semiconductor element storage package and semiconductor device
JP2002289719A (en) Package for storing semiconductor elements
JP4291113B2 (en) Semiconductor element storage package and semiconductor device using the same
JP2002329800A (en) Package for storing semiconductor elements
JP2004228532A (en) I / O terminal and semiconductor element storage package and semiconductor device
JP3780514B2 (en) Semiconductor element storage package and semiconductor device using the same
JP2003234552A (en) Wiring board
JP2670208B2 (en) Package for storing semiconductor elements
JP4000093B2 (en) Input / output terminal, manufacturing method of input / output terminal, package for storing semiconductor element using input / output terminal, and semiconductor device
JP2685159B2 (en) Electronic component storage package
JP3881542B2 (en) Wiring board
JP3722793B2 (en) Semiconductor element storage package and semiconductor device using the same
JP3847247B2 (en) Semiconductor element storage package and semiconductor device using the same
JP3709082B2 (en) Optical semiconductor element storage package
JP2004296788A (en) Semiconductor element storage package and semiconductor device
JP2000260896A (en) Package for storing semiconductor elements
JP2004221407A (en) Wiring board
JP2740605B2 (en) Manufacturing method of semiconductor device storage package
JP3847248B2 (en) Semiconductor element storage package and semiconductor device using the same
JPH05144965A (en) Package for containing electronic component
JPH05144966A (en) Package for containing semiconductor element

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040607

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050606

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060124

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060306

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060328

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060512

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060606

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060629

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090707

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100707

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100707

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110707

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120707

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120707

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130707

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees