Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP3940852B2 - Circuit board - Google Patents
[go: Go Back, main page]

JP3940852B2 - Circuit board - Google Patents

Circuit board Download PDF

Info

Publication number
JP3940852B2
JP3940852B2 JP24501096A JP24501096A JP3940852B2 JP 3940852 B2 JP3940852 B2 JP 3940852B2 JP 24501096 A JP24501096 A JP 24501096A JP 24501096 A JP24501096 A JP 24501096A JP 3940852 B2 JP3940852 B2 JP 3940852B2
Authority
JP
Japan
Prior art keywords
board
circuit board
burr
sub
photodiode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP24501096A
Other languages
Japanese (ja)
Other versions
JPH1093205A (en
Inventor
理朗 仙田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yaskawa Electric Corp
Original Assignee
Yaskawa Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yaskawa Electric Corp filed Critical Yaskawa Electric Corp
Priority to JP24501096A priority Critical patent/JP3940852B2/en
Publication of JPH1093205A publication Critical patent/JPH1093205A/en
Application granted granted Critical
Publication of JP3940852B2 publication Critical patent/JP3940852B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/303Assembling printed circuits with electric components, e.g. with resistors with surface mounted components

Landscapes

  • Structure Of Printed Boards (AREA)
  • Combinations Of Printed Boards (AREA)

Abstract

PROBLEM TO BE SOLVED: To prevent a glass epoxy board from being mounted afloat, owing to burr without removing the burr of epoxy board by providing a hole for releasing the butt to a position, where the burr is brought into contact with a circuit board when the epoxy board is placed at a predetermined mounting position of the circuit board. SOLUTION: A burr release hole is provided at a position, where an extended burr 91 of a sub-board (glass epoxy board) 11 of a mother board (circuit board) 3 is brought into contact with it. The burr 91 enters the hole. Accordingly, a photodiode unit 1 made of the sub-board 11 with a silicon chip 5 mounted on the circuit board 4 without being afloat.

Description

【0001】
【発明の属する技術分野】
本発明は、ガラスエポキシ基板が重ねて実装される回路基板に関する。
【0002】
【従来の技術】
回転角度検出用光学式ロータリーエンコーダでは、フォトダイオードが表面に複数個形成されたシリコンチップをそのチップより一回り大きいガラスエポキシ基板(以下サブ基板と称す)の上に載せて固定し、これを1個の電子部品(以下フォトダイオードユニットと称す)と見なして、別の回路基板(以下マザーボードと称す)に実装することがある。
この例の理想図を図2に示す。フォトダイオードユニット1は、スルーホールを中央でカットしたものを外部接続用端子(図中2、以下端面スルーホール端子2と称す)として利用している。マザーボード3側には適当な大きさのパッド4を設け、フォトダイオードユニット1を表面実装部品としてマザーボード3にハンダ実装する。
【0003】
また、フォトダイオードユニット1上部にあるシリコンチップ5の表面には、多数の独立したフォトダイオード6が設けられている。ロータリーエンコーダの検出方式によってこのように多くの光学信号を扱うことがあるが、詳しくはここでは述べない。マザーボード3を使用したロータリーエンコーダの構成を図3に示す。平行光81を発するLED8とマザーボード3との間に、スリット71が円環状に設けられたディスク7が置かれ、かつ回転軸17に取り付けられている。LED8とマザーボード3は固定側ハウジング18に固定されている。LED8が発する光をスリット71がどのように遮るかを多数のフォトダイオード6で検出し、それらの信号から回転軸17の現在位置を割り出している。
LED8は自ら発する平行光81がディスク7に対して垂直に入射するよう配置されている。マザーボード3はディスク7に対して平行に配置されるので、フォトダイオードユニット1はマザーボード3に平行に、密着して実装されるのが理想である。言い換えれば、フォトダイオードユニット1上の各フォトダイオード6とディスク7との距離を等しくさせ検出条件をそろえるのが理想である。というのは、この平行光81は完全な平行光である場合は少なく、またスリット71による光の回折現象も起きるため、ディスク7との距離が違うとフォトダイオード6の検出信号の振幅、オフセット値が変わってしまう。検出信号は微小電流のため、電流/電圧変換された後にコンパレータにより2値化されるが、振幅、オフセット値がそれぞれ違うとコンパレータのしきい値を各々設定しなければならなくなり、回路の部品点数が増えてしまう。
【0004】
しかし、フォトダイオードユニット1の底部(サブ基板)はガラスエポキシ基板を使用しており、多数個取り基板から切り離すときのバリ9がついている。多数個取り基板を図4に示す。捨て側部10と使用するサブ基板11の間にブリッジ部12を残すようにして、ルータ加工または金型による打ち抜きでカット溝13が設けられる。この多数個取り基板14の状態でサブ基板11の上にシリコンチップ5を載せフォトダイオードユニット1として完成させる。ブリッジ部12を作らずサブ基板全周を打ち抜く方法は、抜いた金型からフォトダイオード6を取り出す際、シリコンチップ5や、図示してないがワイヤボンディング線を傷つけるおそれがあるので採用できない。
完成したフォトダイオードユニット1はニッパなどで多数個取り基板14から切り離すが、そのとき図5に示すように、フォトダイオードユニット1に、どうしてもフォトダイオードユニット1の底面から下にバリ9が出てしまう(下にはみ出した部分をはみ出しバリ91と称する)。
【0005】
【発明が解決しようとする課題】
フォトダイオードユニット1をマザーボード3に平行に、かつ密着して実装するためには、このはみ出しバリ91をさらにニッパなどで切ってもよいが、拡大鏡などを使ってはみ出しの残りがないか確認しながら作業せねばならず、作業性が悪く、工数が非常にかかってしまう。
かといってこのまま実装したのでは図6のようにフォトダイオードユニット1がはみ出しバリ91の高さ分浮き上がって斜めに実装されてしまい、フォトダイオードユニット1上の各フォトダイオード6とディスク7との距離d1 〜dn が等しくならず、各信号の検出条件に差違が生じてしまう。また、浮き上がった状態のままフォトダイオードユニット1がハンダ16で固定されるので、振動などの機械的強度にも弱くなり、マザーボード3から脱落しやすくなってしまう。
【0006】
本発明の目的は、バリをとることなく、サブ基板であるガラスエポキシ基板がバリによって浮き上がって実装されるのを防止した、マザーボードであるエンコーダ用の回路基板を提供することにある。
【0007】
【課題を解決するための手段】
本発明のエンコーダ用の回路基板は、フォトダイオードを搭載したガラスエポキシ基板からなるサブ基板が重ねて実装されるエンコーダ用の回路基板において、前記サブ基板は、前記フォトダイオードが固定された後、打ち抜き加工時に形成したブリッジ部を切断してなるものであり、前記サブ基板を前記回路基板の所定の実装場所に配置したとき前記切断したブリッジ部が前記回路基板に当たる箇所に前記ブリッジ部に生じたバリを逃がすための貫通した穴が設けられたものである。
したがって、バリをとらなくても、ガラスエポキシ基板からなるサブ基板を回路基板から浮き上がることなく回路基板に実装することができる。なお、回路基板に貫通した穴を開けるのは従来の回路基板製造技術を使えばよいので、コストもほとんどかからない。
【0008】
【発明の実施の形態】
次に、本発明の実施の形態について図面を参照して説明する。図1は本発明の一実施形態の、回路基板の実装状態を示す正面図である。マザーボード(回路基板)3の、サブ基板(ガラスエポキシ基板)11のはみ出しバリ91が当たる箇所に貫通したバリ逃げ穴15が設けられ、バリ91はバリ逃げ穴15内に入っている。したがって、シリコンチップ5を搭載したサブ基板11からなるフォトダイオードユニット1が浮き上がることなく回路基板4に実装されている。
【0009】
【発明の効果】以上説明したように、本発明は、回路基板に、ガラスエポキシ基板のバリの逃げ穴を設けることにより、バリをとる工程を省いて、ガラスエポキシ基板が浮き上がることなく、かつ実装強度を低下させることなく、またコストもほとんどかけずに、ガラスエポキシ基板を回路基板に実装することができる効果がある。
【図面の簡単な説明】
【図1】本発明の一実施形態の回路基板の実装状態を示す正面図である。
【図2】フォトダイオードユニット1がマザーボード3に実装されたときの理想状態を示す図である。
【図3】マザーボード3を使用したロータリーエンコーダの構成図である。
【図4】多数個取り基板14を示す平面図である。
【図5】フォトダイオードユニット1のバリ9を示す図である。
【図6】バリ9のついたフォトダイオードユニット1がマザーボード3に実装された状態を示す正面図である。
【符号の説明】
1 フォトダイオードユニット
2 端面スルーホール端子
3 マザーボード
4 パッド
5 シリコンチップ
6 フォトダイオード
7 ディスク
71 スリット
8 LED
81 平行光
9 バリ
91 はみ出しバリ
10 捨て側部
11 サブ基板
12 ブリッジ部
13 カット溝
14 多数個取り基板
15 バリ逃げ穴
16 ハンダ
17 回転軸
18 固定側ハウジング
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a circuit board on which glass epoxy substrates are mounted in an overlapping manner.
[0002]
[Prior art]
In the optical rotary encoder for detecting the rotation angle, a silicon chip having a plurality of photodiodes formed on the surface thereof is placed on a glass epoxy substrate (hereinafter referred to as a sub-substrate) that is slightly larger than the chip, and fixed. It may be regarded as a single electronic component (hereinafter referred to as a photodiode unit) and mounted on another circuit board (hereinafter referred to as a motherboard).
An ideal view of this example is shown in FIG. In the photodiode unit 1, a through hole cut at the center is used as an external connection terminal (2 in the figure, hereinafter referred to as an end face through hole terminal 2). A pad 4 of an appropriate size is provided on the mother board 3 side, and the photodiode unit 1 is solder-mounted on the mother board 3 as a surface mount component.
[0003]
A large number of independent photodiodes 6 are provided on the surface of the silicon chip 5 above the photodiode unit 1. Although many optical signals may be handled in this manner depending on the detection method of the rotary encoder, details are not described here. A configuration of a rotary encoder using the mother board 3 is shown in FIG. Between the LED 8 that emits parallel light 81 and the mother board 3, a disk 7 in which a slit 71 is provided in an annular shape is placed and attached to the rotary shaft 17. The LED 8 and the mother board 3 are fixed to the fixed housing 18. A number of photodiodes 6 detect how the slit 71 blocks the light emitted from the LED 8, and the current position of the rotary shaft 17 is determined from these signals.
The LED 8 is arranged so that the parallel light 81 emitted from the LED 8 is perpendicularly incident on the disk 7. Since the mother board 3 is arranged in parallel to the disk 7, it is ideal that the photodiode unit 1 is mounted in close contact with the mother board 3 in parallel. In other words, it is ideal that the distance between each photodiode 6 on the photodiode unit 1 and the disk 7 is made equal to make the detection conditions uniform. This is because the parallel light 81 is rarely a perfect parallel light, and the light diffraction phenomenon by the slit 71 also occurs. Therefore, if the distance from the disk 7 is different, the amplitude and offset value of the detection signal of the photodiode 6 are different. Will change. Since the detection signal is a minute current, it is binarized by the comparator after current / voltage conversion, but if the amplitude and offset value are different, the threshold value of the comparator must be set separately, and the number of circuit components Will increase.
[0004]
However, the bottom (sub-substrate) of the photodiode unit 1 uses a glass epoxy substrate, and has a burr 9 when it is separated from the multi-chip substrate. A multi-chip substrate is shown in FIG. A cut groove 13 is provided by router processing or stamping with a die so that the bridge portion 12 remains between the discard side portion 10 and the sub-substrate 11 to be used. The silicon chip 5 is mounted on the sub-substrate 11 in the state of the multi-piece substrate 14, and the photodiode unit 1 is completed. The method of punching the entire circumference of the sub-substrate without forming the bridge portion 12 cannot be adopted because the silicon chip 5 or a wire bonding line (not shown) may be damaged when the photodiode 6 is taken out from the removed mold.
The completed photodiode unit 1 is separated from the multi-layer substrate 14 with a nipper or the like. At that time, as shown in FIG. 5, burrs 9 inevitably come out from the bottom surface of the photodiode unit 1 to the photodiode unit 1. (The portion that protrudes downward is referred to as the protruding burr 91).
[0005]
[Problems to be solved by the invention]
In order to mount the photodiode unit 1 in parallel and in close contact with the motherboard 3, the protruding burr 91 may be further cut with a nipper or the like, but use a magnifying glass or the like to check for any remaining protrusion. However, work must be performed, workability is poor, and man-hours are extremely high.
However, if it is mounted as it is, the photodiode unit 1 is lifted by the height of the protruding burr 91 and mounted obliquely as shown in FIG. 6, and the distance between each photodiode 6 on the photodiode unit 1 and the disk 7. d 1 to d n are not equal, and a difference occurs in detection conditions of each signal. Further, since the photodiode unit 1 is fixed with the solder 16 in a state of being lifted, it is weak against mechanical strength such as vibration, and is easily dropped from the mother board 3.
[0006]
An object of the present invention is to provide a circuit board for an encoder , which is a mother board, in which a glass epoxy board, which is a sub-board, is prevented from being lifted and mounted without being burred.
[0007]
[Means for Solving the Problems]
A circuit board for the encoder of the present invention, the circuit board of the encoder sub substrate made of a glass epoxy board having a photodiode is mounted on top, the sub-substrate, after the photodiode is fixed, punching The bridge portion formed at the time of processing is cut, and when the sub- board is arranged at a predetermined mounting position of the circuit board, the cut bridge portion is generated in the bridge portion at a position where it hits the circuit board . A through hole is provided to escape the burr.
Therefore, the sub-board made of the glass epoxy board can be mounted on the circuit board without lifting up from the circuit board without removing the burr. In addition, since the conventional circuit board manufacturing technique should just be used to open the hole penetrated in the circuit board, it does not cost much.
[0008]
DETAILED DESCRIPTION OF THE INVENTION
Next, embodiments of the present invention will be described with reference to the drawings. FIG. 1 is a front view showing a circuit board mounted state according to an embodiment of the present invention. A burr relief hole 15 penetrating through the burr 91 of the sub-substrate (glass epoxy substrate) 11 of the mother board (circuit board) 3 is provided. The burr 91 is in the burr relief hole 15. Therefore, the photodiode unit 1 composed of the sub-board 11 on which the silicon chip 5 is mounted is mounted on the circuit board 4 without being lifted up.
[0009]
As described above, the present invention eliminates the step of removing burrs by providing burrs for the burrs of the glass epoxy board on the circuit board, so that the glass epoxy board is not lifted and mounted. There is an effect that the glass epoxy substrate can be mounted on the circuit board without reducing the strength and almost no cost .
[Brief description of the drawings]
FIG. 1 is a front view showing a mounted state of a circuit board according to an embodiment of the present invention.
FIG. 2 is a diagram showing an ideal state when the photodiode unit 1 is mounted on the mother board 3;
FIG. 3 is a configuration diagram of a rotary encoder using a mother board 3;
4 is a plan view showing a multi-cavity substrate 14. FIG.
5 is a view showing a burr 9 of the photodiode unit 1. FIG.
6 is a front view showing a state where the photodiode unit 1 with the burr 9 is mounted on the mother board 3. FIG.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Photodiode unit 2 End surface through-hole terminal 3 Mother board 4 Pad 5 Silicon chip 6 Photodiode 7 Disk 71 Slit 8 LED
81 parallel light 9 burr 91 protruding burr 10 discard side part 11 sub-board 12 bridge part 13 cut groove 14 multi-piece board 15 burr escape hole 16 solder 17 rotating shaft 18 fixed side housing

Claims (1)

フォトダイオードを搭載したガラスエポキシ基板からなるサブ基板が重ねて実装されるエンコーダ用の回路基板において、
前記サブ基板は、前記フォトダイオードが固定された後、打ち抜き時に形成したブリッジ部を切断してなるものであり、前記サブ基板を前記回路基板の所定の実装場所に配置したとき前記切断したブリッジ部が前記回路基板に当たる箇所に前記ブリッジ部に生じたバリを逃がすための貫通した穴が設けられていることを特徴とするエンコーダ用の回路基板。
In a circuit board for an encoder on which a sub-board made of a glass epoxy board on which a photodiode is mounted is mounted in an overlapping manner,
Bridge the sub substrate, after the photodiode is fixed, which is formed by cutting the bridge portion formed at punching, that the cutting when placing the sub-substrate to a predetermined mounting location of the circuit board a circuit board for an encoder, characterized in that the part is a hole penetrating for releasing burrs generated in the bridge portion at a position which corresponds to the circuit board is provided.
JP24501096A 1996-09-17 1996-09-17 Circuit board Expired - Fee Related JP3940852B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24501096A JP3940852B2 (en) 1996-09-17 1996-09-17 Circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24501096A JP3940852B2 (en) 1996-09-17 1996-09-17 Circuit board

Publications (2)

Publication Number Publication Date
JPH1093205A JPH1093205A (en) 1998-04-10
JP3940852B2 true JP3940852B2 (en) 2007-07-04

Family

ID=17127241

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24501096A Expired - Fee Related JP3940852B2 (en) 1996-09-17 1996-09-17 Circuit board

Country Status (1)

Country Link
JP (1) JP3940852B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7183801B2 (en) * 2019-01-11 2022-12-06 富士フイルムビジネスイノベーション株式会社 Optical device, image forming device

Also Published As

Publication number Publication date
JPH1093205A (en) 1998-04-10

Similar Documents

Publication Publication Date Title
US11053118B2 (en) Sensor package substrate and sensor module having the same
US20130309786A1 (en) Method for manufacturing image sensor module
KR19980028019A (en) Printed Circuit Board Strip Structure and Manufacturing Method of Semiconductor Package Using the Same
US20080185610A1 (en) Resin-sealed semiconductor light receiving element, manufacturing method thereof and electronic device using the same
TW365035B (en) Semiconductor device package having a board, manufacturing method thereof and stack package using the same
JP3940852B2 (en) Circuit board
US12240751B2 (en) Sensor package substrate, sensor module having the same, and sensor package substrate manufacturing method
JPH06244304A (en) Leadless chip carrier package
JPH05259372A (en) Hibrid ic
US6906397B2 (en) Image sensor having an improved transparent layer
JP3880115B2 (en) Surface mount type light emitting diode
KR20090123684A (en) Manufacturing method of flip chip package
US6313413B1 (en) Wire structure of substrate for layout detection
JPH0497589A (en) Printed wiring board
JP2000208671A (en) Ceramic substrate, semiconductor device using the same and manufacture thereof
CN215499745U (en) Welding pad based on BGA (ball grid array) segmented processing
JP3000976B2 (en) Semiconductor device using organic substrate
US20240145454A1 (en) Optical sensor with tsv structure
JP4035640B2 (en) Optical encoder
KR20230044902A (en) Method for junction of printed circuit board
KR100651792B1 (en) Flip-chip semiconductor package and manufacturing method thereof
KR200169908Y1 (en) Circuit film for manufacturing semiconductor package
JPH1041596A (en) Electric circuit device board
JP2000228567A (en) How to avoid static electricity in printed circuit board structure
KR100772112B1 (en) Semiconductor package

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061031

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061121

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070112

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070307

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070320

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100413

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110413

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120413

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120413

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130413

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees