Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4151503B2 - Circuit board manufacturing method - Google Patents
[go: Go Back, main page]

JP4151503B2 - Circuit board manufacturing method - Google Patents

Circuit board manufacturing method Download PDF

Info

Publication number
JP4151503B2
JP4151503B2 JP2003281339A JP2003281339A JP4151503B2 JP 4151503 B2 JP4151503 B2 JP 4151503B2 JP 2003281339 A JP2003281339 A JP 2003281339A JP 2003281339 A JP2003281339 A JP 2003281339A JP 4151503 B2 JP4151503 B2 JP 4151503B2
Authority
JP
Japan
Prior art keywords
lead
circuit board
circuit
insulating substrate
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003281339A
Other languages
Japanese (ja)
Other versions
JP2005051033A (en
Inventor
伸宏 吉岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP2003281339A priority Critical patent/JP4151503B2/en
Publication of JP2005051033A publication Critical patent/JP2005051033A/en
Application granted granted Critical
Publication of JP4151503B2 publication Critical patent/JP4151503B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09118Moulded substrate

Landscapes

  • Manufacturing Of Printed Wiring (AREA)

Description

本発明は、成形品表面に電気回路を形成したMID(Molded Interconnect Device)などの立体回路板における、回路形成時の連続的加工方法、及び、めっき給電部の縁切り方法に関する。   The present invention relates to a continuous processing method at the time of forming a circuit and a method for cutting an edge of a plating power feeding part in a three-dimensional circuit board such as MID (Molded Interconnect Device) in which an electric circuit is formed on the surface of a molded product.

従来、回路を形成する導体として基板上に金属薄膜を形成しておき、レーザによって該金属薄膜の非回路部分を除去し、又は回路を絶縁するために非回路部分の少なくとも輪郭部を除去して、回路どうしの電気絶縁を行った後、回路部分の金属薄膜パターンに電気めっきを施して回路パターンを形成する配線回路板の製造方法が知られている。この回路板の製造方法では、基材上に金属薄膜、例えば銅薄膜をスパッタリング法で形成し、次いでレーザを用いて非回路部分の輪郭部を除去した後、回路となるところに給電して電気銅めっきを行って、銅層の厚みを増大させて回路パターンを形成し、次いでソフトエッチングによって非回路部分の薄膜金属層を除去し、さらに回路パターンに電気ニッケルめっきや、金めっきを施すことで最終の回路パターンを形成する。この製造方法では、基材が平面でなくとも回路パターンを得ることができるので、三次元的に成形された基材上に三次元的な回路路パターンを形成する立体成形配線基板(MID基板)において多用されている。このような製造方法において、電気めっき用の給電のために全回路パターンが給電用電極に接続される。そこで、複数個の個片をまとめたシート状の成形品を回路形成後に切断加工して給電部分の縁切りを行って、所望の個片を得るという方法が取られている(例えば、特許文献1参照)。   Conventionally, a metal thin film is formed on a substrate as a conductor for forming a circuit, and a non-circuit portion of the metal thin film is removed by a laser, or at least a contour portion of the non-circuit portion is removed to insulate the circuit. A method for manufacturing a printed circuit board is known in which after a circuit is electrically insulated, a metal thin film pattern of a circuit portion is electroplated to form a circuit pattern. In this circuit board manufacturing method, a metal thin film, for example, a copper thin film, is formed on a base material by sputtering, and then the contour of the non-circuit portion is removed using a laser. Copper plating is performed to increase the thickness of the copper layer to form a circuit pattern, and then the thin metal layer of the non-circuit portion is removed by soft etching, and then the circuit pattern is subjected to electro nickel plating or gold plating. A final circuit pattern is formed. In this manufacturing method, since the circuit pattern can be obtained even if the base material is not flat, a three-dimensionally formed wiring board (MID board) that forms a three-dimensional circuit path pattern on the three-dimensionally formed base material. Is used extensively. In such a manufacturing method, the entire circuit pattern is connected to the power supply electrode for power supply for electroplating. In view of this, a method has been adopted in which a sheet-like molded product in which a plurality of individual pieces are collected is cut after circuit formation, and a feeding portion is cut off to obtain desired pieces (for example, Patent Document 1). reference).

また、電気めっきの給電のため上述のようなシート状の成形品ではなく、リードフレームを給電回路及びキャリアとした回路板の製造方法が知られている(例えば、特許文献2参照)。
特開2001−345533号公報 特開2003−068925号公報
In addition, a method of manufacturing a circuit board using a lead frame as a power feeding circuit and a carrier is known instead of the above-described sheet-like molded product for power supply for electroplating (see, for example, Patent Document 2).
JP 2001-345533 A Japanese Patent Laid-Open No. 2003-068925

しかしながら、上述した特許文献1に示されるような回路板の製造方法においては次のような課題がある。すなわち、給電回路部分を縁切りするため切断加工を行う必要がある。また、回路板が立体形状をしているので、平板基板における切断と異なり、容易には切断することができなく、例えばワークを氷詰めにして固定した上で切断するような、特殊な切断方法が必要になり加工コストが高い。さらに、個片を複数個集めたシート状の成形品では、シートのソリが発生することが多く、そのため個片のピッチ精度などを高精度に保つことが困難であり、前記の切断加工精度の確保が難しい。   However, the circuit board manufacturing method as described in Patent Document 1 described above has the following problems. That is, it is necessary to perform a cutting process in order to cut the feeding circuit portion. Also, since the circuit board has a three-dimensional shape, unlike cutting on a flat board, it cannot be easily cut. For example, a special cutting method such as cutting after fixing a work packed in ice Is required and the processing cost is high. Furthermore, in a sheet-like molded product in which a plurality of pieces are collected, warping of the sheet often occurs, and it is difficult to maintain the pitch accuracy of the pieces with high accuracy. It is difficult to secure.

また、上述した特許文献2に示されるような回路板の製造方法においては、給電部としてリードフレームを使用しており、リードフレームの表面から樹脂成形品の表面へと、面と面の交差部分で電気接続して給電するが、インサート成形後に樹脂の収縮や線膨張率の差によって成形樹脂とリードフレームとの接合部に隙間が生じることがあり、前記の面交差部分で断線が発生し易いという問題がある。また、成形品樹脂とリードフレームとの隙間からめっき液などが浸入して腐食が発生したり、電子部品に悪影響を及ぼしたりすることがある。   Further, in the method of manufacturing a circuit board as shown in Patent Document 2 described above, a lead frame is used as a power feeding portion, and the surface-to-surface intersection portion from the surface of the lead frame to the surface of the resin molded product However, a gap may occur at the joint between the molded resin and the lead frame due to the shrinkage of the resin or the difference in linear expansion coefficient after insert molding, and disconnection is likely to occur at the plane crossing portion. There is a problem. Further, the plating solution may enter from the gap between the molded product resin and the lead frame to cause corrosion or adversely affect electronic components.

本発明は、上記課題を解消するものであって、簡単な構成により、回路板のめっき用給電が確実にでき、加工品質の向上と回路形成の効率化が図れる回路板の製造方法及びその方法による回路板を提供することを目的とする。   SUMMARY OF THE INVENTION The present invention solves the above-described problems, and with a simple configuration, power supply for plating a circuit board can be ensured, and a circuit board manufacturing method and method for improving processing quality and circuit formation efficiency can be achieved. It aims at providing the circuit board by.

上記課題を達成するために、請求項1の発明は、型内に導電性平板材製のリードを配置し、型内に液体又は粉末の樹脂を注入して硬化させることにより前記リードに接合した絶縁性基板を成形する基板成形工程と、前記基板成形工程により成形した絶縁性基板の表面に所望の回路パターンを前記リードと電気的に接続するように形成する回路パターン形成工程と、前記回路パターン形成工程の後に、前記リードを介して前記回路パターンに給電して電気めっきを行う回路形成工程と、前記回路形成工程の後に、前記リードに接合した絶縁性基板から前記リードをその接合部で分離するリード分離工程とを含む回路板の製造方法である。   In order to achieve the above object, the invention of claim 1 is characterized in that a lead made of a conductive flat plate is placed in a mold, and a liquid or powder resin is injected into the mold and cured to join the lead. A substrate forming step for forming an insulating substrate, a circuit pattern forming step for forming a desired circuit pattern on the surface of the insulating substrate formed by the substrate forming step so as to be electrically connected to the leads, and the circuit pattern After the forming step, a circuit forming step in which electroplating is performed by supplying power to the circuit pattern through the leads, and after the circuit forming step, the leads are separated from the insulating substrate bonded to the leads at the joints. And a lead separation process.

請求項2の発明は、請求項1に記載の回路板の製造方法において、前記基板成形工程時に、前記導電性平板材の主平面垂直な凸部を有するリードを用いて、前記凸部が絶縁性基板を貫通した形状に基板を成形し、前記リード分離工程時に、前記リード又は絶縁性基板にリードの主平面垂直な方向に力を付与して分離するものである。 According to a second aspect of the present invention, in the method for manufacturing a circuit board according to the first aspect, in the substrate forming step, the convex portion is formed by using a lead having a convex portion perpendicular to the main plane of the conductive flat plate material. molding the substrate in a shape penetrating the insulating substrate, when the lead separation step, the main plane perpendicular direction of the lead to the lead or insulating substrate in which the separation by applying a force.

請求項3の発明は、請求項2に記載の回路板の製造方法において、前記基板成形工程時に、前記凸部を金型内の中央部付近に位置させてリードを配置するものである。   According to a third aspect of the present invention, in the method for manufacturing a circuit board according to the second aspect, in the substrate forming step, the convex portion is positioned near the central portion in the mold and the lead is disposed.

請求項4の発明は、請求項1乃至請求項3のいずれかに記載の回路板の製造方法において、前記リード分離工程前に、前記リードと絶縁性基板の接合部を局所加熱するものである。   According to a fourth aspect of the present invention, in the method of manufacturing a circuit board according to any one of the first to third aspects, the joint between the lead and the insulating substrate is locally heated before the lead separation step. .

請求項5の発明は、請求項1乃至請求項3のいずれかに記載の回路板の製造方法において、前記基板成形工程時に、リードと絶縁性基板との接合部長さ0.1mm〜1.0mmとなるリードを用いるものである。 According to a fifth aspect of the present invention, in the method for manufacturing a circuit board according to any one of the first to third aspects, the length of the joint portion between the lead and the insulating substrate is 0.1 mm to 1. A lead of 0 mm is used.

請求項6の発明は、請求項1乃至請求項3のいずれかに記載の回路板の製造方法において、前記基板成形工程時に、前記リードと絶縁性基板の接合部界面露出部近傍における絶縁性基板の断面形状がリード表面に沿って肉厚が薄くなるテーパ形状を備えた絶縁性基板を成形するものである。   According to a sixth aspect of the present invention, in the method for manufacturing a circuit board according to any one of the first to third aspects, the insulating substrate in the vicinity of the interface exposed portion of the joint between the lead and the insulating substrate during the substrate forming step. An insulating substrate having a taper shape in which the cross-sectional shape becomes thinner along the lead surface is formed.

請求項7の発明は、請求項1乃至請求項3のいずれかに記載の回路板の製造方法において、前記回路形成工程時に、前記リードに接続する絶縁性基板表面の回路パターンを、前記リードへの接続部近傍において局所的に幅を狭くして形成するものである。   According to a seventh aspect of the present invention, in the method for manufacturing a circuit board according to any one of the first to third aspects, a circuit pattern on the surface of an insulating substrate connected to the lead is applied to the lead in the circuit forming step. In the vicinity of the connecting portion, the width is locally narrowed.

請求項8の発明は、請求項1乃至請求項3のいずれかに記載の回路板の製造方法において、前記リード分離工程の前に、前記リードに接続された前記絶縁性基板表面の回路パターンを前記リードの近傍で切断するものである。   According to an eighth aspect of the present invention, in the method for manufacturing a circuit board according to any one of the first to third aspects, the circuit pattern on the surface of the insulating substrate connected to the leads is provided before the lead separation step. Cutting is performed in the vicinity of the lead.

請求項9の発明は、請求項8に記載の回路板の製造方法において、前記回路パターンの切断にレーザを用いるものである。   According to a ninth aspect of the present invention, in the method for manufacturing a circuit board according to the eighth aspect, a laser is used for cutting the circuit pattern.

請求項10の発明は、請求項1乃至請求項3のいずれかに記載の回路板の製造方法において、前記回路形成工程の電気めっき前に、前記リードに接続する絶縁性基板表面の回路パターンのリード近傍に、めっき防止マスクを施すものである。   According to a tenth aspect of the present invention, in the method for manufacturing a circuit board according to any one of the first to third aspects, before the electroplating in the circuit forming step, the circuit pattern on the surface of the insulating substrate to be connected to the lead is formed. A plating prevention mask is provided in the vicinity of the lead.

請求項11の発明は、請求項1乃至請求項3のいずれかに記載の回路板の製造方法において、前記回路形成工程の前に、前記リードと絶縁性基板の接合部界面露出部に充填剤を塗布するものである。   According to an eleventh aspect of the present invention, in the method for manufacturing a circuit board according to any one of the first to third aspects, before the circuit forming step, a filler is applied to an exposed portion of the interface between the lead and the insulating substrate. Is applied.

請求項1の発明によれば、型内に導電性平板材製のリードを配置し、リードに接合した絶縁性基板を成形し、その絶縁性基板の表面に所望の回路パターンをリードと電気的に接続するように形成して、リードを介して回路パターンに給電して電気めっきを行い、その後に、絶縁性基板からリードを接合部で分離するので、回路板から切断加工などを用いないで給電電極であるリードを作業効率良く、また加工品質良く除去して、めっき給電部の縁切りをすることができる。また、給電用電極のリードが回路板に残留しないので、めっき液などの腐食性物質がリードインサート部の隙間に残留するということがなく加工品質の高い回路板が得られる。   According to the first aspect of the present invention, the lead made of the conductive flat plate material is arranged in the mold, the insulating substrate bonded to the lead is formed, and the desired circuit pattern is electrically connected to the lead on the surface of the insulating substrate. It is formed so that it is connected to the circuit pattern, power is supplied to the circuit pattern through the lead, electroplating is performed, and then the lead is separated from the insulating substrate at the joint, so that cutting processing from the circuit board is not used. The lead as the power supply electrode can be removed with good work efficiency and good processing quality, and the plating power supply portion can be cut off. In addition, since the lead of the power supply electrode does not remain on the circuit board, a corrosive substance such as a plating solution does not remain in the gap between the lead insert portions, and a circuit board with high processing quality can be obtained.

また、請求項2の発明によれば、リードの主平面垂直な凸部を有するリードを用いて、その凸部が絶縁性基板を貫通した形状に基板を成形し、その後、リード又は絶縁性基板にリードの主平面垂直な方向に力を付与してリードと絶縁性基板を分離するので、リードの凸部を貫通方向に打抜くことができ、従来のダイシングやリードのプレス加工に比べて、効率的な給電電極の分離が可能となり、加工効率(製造効率)が向上する。 According to a second aspect of the present invention, a lead having a convex portion perpendicular to the main plane of the lead is used, and the substrate is formed into a shape in which the convex portion penetrates the insulating substrate. since by applying a main plane and a direction perpendicular to the force of the lead substrate to separate the lead and the insulating substrate, it is possible to punch the convex portion of the lead into the through direction, compared with the pressing of a conventional dicing and lead Thus, it is possible to efficiently separate the feeding electrodes, and the processing efficiency (manufacturing efficiency) is improved.

また、請求項3の発明によれば、前記凸部を金型内の中央部付近に位置させてリードを配置して樹脂成形するので、樹脂の成形収縮により中央部の凸部と絶縁性基板の間の接合が強固となり、接合部における隙間の発生が抑制され、給電回路の切断が発生せず、確実な電気めっきが可能となる。   According to the invention of claim 3, since the lead is disposed and the resin is molded by positioning the convex part in the vicinity of the central part in the mold, the convex part of the central part and the insulating substrate are formed by molding shrinkage of the resin. The bonding between the two becomes strong, the generation of a gap at the bonding portion is suppressed, the feeding circuit is not cut, and reliable electroplating is possible.

また、請求項4の発明によれば、リードと絶縁性基板との接合部を局所加熱し、樹脂製の絶縁性基板が接合部で軟化した状態で両者を分離できるので、分離に必要な力を小さくでき、また絶縁性基板における欠け等の発生を抑制できる。   According to the invention of claim 4, since the joint between the lead and the insulating substrate is locally heated and the resin insulating substrate is softened at the joint, both can be separated. And the occurrence of chipping in the insulating substrate can be suppressed.

また、請求項5の発明によれば、リードと絶縁性基板との接合部長さ0.1mm〜1.0mmとなるリードを用いるので、その適切な接合部長さにより、分離時における不具合やめっき時の不具合を減らすことができる。すなわち、接合部長さが長すぎると、分離時に大きな力が必要となり絶縁性基板に欠け等が生じることがあり、また、短かすぎると、電気めっきや搬送時に絶縁性基板からリードが脱落してしまうことがあるが、上記接合部長さにすることにより、このような欠けや脱落の不具合が発生しにくくなる。 In addition, according to the invention of claim 5, since the lead having a joint length of 0.1 mm to 1.0 mm is used between the lead and the insulating substrate, the appropriate joint length can cause a problem or plating at the time of separation. Time trouble can be reduced. That is, if the joint length is too long, a large force is required at the time of separation, and the insulating substrate may be chipped, and if it is too short, the lead may fall off from the insulating substrate during electroplating or transportation. However, by using the length of the joint portion, it is difficult to cause such a problem of chipping or dropping.

また、請求項6の発明によれば、リードと絶縁性基板の接合部界面露出部近傍における絶縁性基板の断面形状がリード表面に沿って肉厚が薄くなるテーパ形状を備えた絶縁性基板を成形するので、給電電極であるリードの表面と絶縁性基板上に形成される回路パターンの導体層面とが鈍角で交わり、面の接続が滑らかになって、例えば、スパッタによる導体薄膜形成が一様な厚さとなり、不連続部分がなく形成でき、給電用電流回路の断線が起こりにくくなる。また、絶縁性基板からリードを分離するとき、絶縁性基板上の回路パターンが薄肉部の先端における応力集中により切断されるので、リード分離後の接合部近傍における回路パターンにバリやめくれのない回路板が得られる。   According to a sixth aspect of the invention, there is provided an insulating substrate having a tapered shape in which the cross-sectional shape of the insulating substrate in the vicinity of the exposed portion of the interface between the lead and the insulating substrate is thin along the lead surface. Because it is molded, the surface of the lead, which is the feeding electrode, and the conductor layer surface of the circuit pattern formed on the insulating substrate intersect at an obtuse angle, the connection of the surface becomes smooth, for example, the formation of a conductor thin film by sputtering is uniform Thus, the thickness can be formed without any discontinuous portions, and disconnection of the power supply current circuit hardly occurs. Also, when separating the leads from the insulating substrate, the circuit pattern on the insulating substrate is cut due to stress concentration at the tip of the thin part, so the circuit pattern in the vicinity of the joint after separation of the leads has no burr or turning A board is obtained.

また、請求項7の発明によれば、リードに接続する絶縁性基板表面の回路パターンを、リードへの接続部近傍において局所的に幅を狭くして形成するので、リードを絶縁性基板から分離するときに、局所的に幅を狭くした部分で回路パターンを容易に切断でき、従って、分離時にリードに引っ張られて絶縁性基板の接合部近傍の回路が剥離するのを防止できる。   According to the invention of claim 7, since the circuit pattern on the surface of the insulating substrate connected to the lead is formed with a locally narrow width in the vicinity of the connecting portion to the lead, the lead is separated from the insulating substrate. In this case, it is possible to easily cut the circuit pattern at a portion where the width is locally narrowed. Therefore, it is possible to prevent the circuit in the vicinity of the joint portion of the insulating substrate from being pulled by the lead during separation.

また、請求項8の発明によれば、リードの分離前に、リードに接続された絶縁性基板表面の回路パターンをリードの近傍で切断するので、絶縁性基板の接合部近傍の回路パターンの剥離を防止できる。   According to the invention of claim 8, since the circuit pattern on the surface of the insulating substrate connected to the lead is cut in the vicinity of the lead before the separation of the lead, the circuit pattern in the vicinity of the joint portion of the insulating substrate is peeled off. Can be prevented.

また、請求項9の発明によれば、前記回路パターンの切断にレーザを用いるので、3次元形状の絶縁性基板でも容易に回路パターンを切断でき、上記同様の効果が得られる。   According to the invention of claim 9, since the laser is used for cutting the circuit pattern, the circuit pattern can be easily cut even with a three-dimensional insulating substrate, and the same effect as described above can be obtained.

また、請求項10の発明によれば、電気めっき前に、給電用のリードに接続する絶縁性基板表面の回路パターンのリード近傍に、めっき防止マスクを施すので、マスクで被覆された部分にはめっき層が形成されずに回路パターンが薄い状態のままで残っており、リードを絶縁性基板から分離するとき、その薄い回路パターン部で切断され、接合部近傍の回路パターンが剥離することなく、加工品質の良い回路板が得られる。   According to the invention of claim 10, since the plating prevention mask is applied in the vicinity of the lead of the circuit pattern on the surface of the insulating substrate connected to the lead for power feeding before the electroplating, the portion covered with the mask The plating pattern is not formed and the circuit pattern remains in a thin state, and when the lead is separated from the insulating substrate, it is cut at the thin circuit pattern portion, and the circuit pattern in the vicinity of the joint portion does not peel off, A circuit board with good processing quality can be obtained.

また、請求項11の発明によれば、回路パターン形成前に、リードと絶縁性基板の接合部界面露出部に充填剤を塗布するので、リードと絶縁性基板間の隙間を埋めてリードと絶縁性基板の表面を滑らかに連続させ、その表面に、例えばスパッタ成膜により導体薄膜を形成する場合、連続した導体薄膜を形成して、めっき給電回路の断線による不具合が低減される。   According to the eleventh aspect of the present invention, since the filler is applied to the exposed portion of the interface between the lead and the insulating substrate before the circuit pattern is formed, the gap between the lead and the insulating substrate is filled and insulated from the lead. In the case where the surface of the conductive substrate is made smoothly continuous and a conductive thin film is formed on the surface by, for example, sputtering film formation, the continuous conductive thin film is formed to reduce problems caused by disconnection of the plating power supply circuit.

以下、本発明の一実施形態に係る回路板の製造方法及び回路板について、図面を参照して説明する。図1は本発明に係る回路板の例とその使用状態を示す。回路板1は、図1(a1)(a2)に示すように、外形が例えば略直方体をしており、その一面(仮に上面と呼ぶ)に電子素子を実装するための凹所11を有している。回路板1の外形寸法は、例えば5〜15mmである。回路板1の裏面には、側面に終端する凹部10があり、その凹部10は、本回路板1の場合、互いに対向する側面間に差し渡たされる態様で形成されている。凹部10が終端する側面には、凹部10の底面に連なる態様で回路パターン2が形成されている。回路パターン2は、回路板1の外壁表面から内壁表面に立体的に引き回わされて凹所11で終端している。   A circuit board manufacturing method and a circuit board according to an embodiment of the present invention will be described below with reference to the drawings. FIG. 1 shows an example of a circuit board according to the present invention and its usage. As shown in FIGS. 1 (a1) and (a2), the circuit board 1 has, for example, a substantially rectangular parallelepiped shape, and has a recess 11 for mounting an electronic element on one surface (referred to as an upper surface). ing. The external dimension of the circuit board 1 is 5-15 mm, for example. On the back surface of the circuit board 1, there is a concave portion 10 that terminates on the side surface. In the case of the circuit board 1, the concave portion 10 is formed in such a manner that it is interposed between the side surfaces facing each other. The circuit pattern 2 is formed on the side surface where the recess 10 terminates in a manner that continues to the bottom surface of the recess 10. The circuit pattern 2 is three-dimensionally drawn from the outer wall surface of the circuit board 1 to the inner wall surface and terminates in the recess 11.

凹所11には、図1(b)に示すように、電子素子12が実装され、電子素子12は、例えば金線などのボンディングワイヤ13により回路パターン2に電気接続される。電子素子が実装された回路板1は、図1(c)に示すように封止樹脂14により封止される。電子素子の実装と樹脂封止がなされた回路板1は、図1(d)に示すように封止部側をプリント基板15の回路パターン151に対向させ、回路板1の回路パターン2とプリント基板15の回路パターン155を半田155により電気接続してプリント基板15に実装される。回路板1は、コンデンサ153などのようにプリント基板15などに電子素子を表面実装するためのパッケージなどとして用いられる立体回路基板である。立体回路基板は、例えばMID(Molded Interconnect Device)形成手法によって形成される。   As shown in FIG. 1B, an electronic element 12 is mounted in the recess 11, and the electronic element 12 is electrically connected to the circuit pattern 2 by a bonding wire 13 such as a gold wire. The circuit board 1 on which the electronic elements are mounted is sealed with a sealing resin 14 as shown in FIG. As shown in FIG. 1D, the circuit board 1 on which the electronic elements are mounted and resin-sealed is opposed to the circuit pattern 151 on the printed board 15 so that the circuit pattern 2 on the circuit board 1 and the printed circuit board 1 are printed. The circuit pattern 155 of the substrate 15 is electrically connected by solder 155 and mounted on the printed circuit board 15. The circuit board 1 is a three-dimensional circuit board used as a package or the like for surface mounting electronic elements on the printed circuit board 15 or the like such as a capacitor 153. The three-dimensional circuit board is formed by, for example, a MID (Molded Interconnect Device) forming method.

回路板1における凹部10について説明する。図2は回路板1に回路パターン2を形成する工程の最終段階を示している。回路板1は、図(a)(c)に示すように、回路パターン2を形成する最終段階で、電気めっきのための給電用リード301を裏面に有している。このリード301を回路板1から、図(b)(d)に示すように分離すると、図(d)に示すように凹部10がリード301の痕跡として形成される。 The recess 10 in the circuit board 1 will be described. FIG. 2 shows the final stage of the process of forming the circuit pattern 2 on the circuit board 1. Circuit board 1, as shown in FIG. 2 (a) (c), in the final stage of forming the circuit pattern 2, and a power supply lead 301 for electroplating on the back. The lead 301 from circuit board 1, and separated as shown in FIG. 2 (b) (d), the concave portion 10 as shown in FIG. 2 (d) is formed as a trace of the lead 301.

このように、電気めっきのための給電用のリード301を切断加工することなく、また、回路板1に対して給電回路の縁切りのための回路板本体の加工をすることなく、電気めっきによって回路パターンを形成した回路板が得られることが、本発明の回路板とその製造方法の特徴の1つである。本発明によると、リードを作業効率良く除去でき、さらに、給電用電極のリードが回路板に残留しないので、めっき液などの腐食性物質がリードインサート部の隙間に残留するということがなく加工品質の高い回路板が得られる。   In this way, the circuit is formed by electroplating without cutting the power supply lead 301 for electroplating and without processing the circuit board body for cutting the power supply circuit to the circuit board 1. Obtaining a circuit board on which a pattern is formed is one of the features of the circuit board of the present invention and its manufacturing method. According to the present invention, the lead can be removed efficiently, and the lead of the power supply electrode does not remain on the circuit board, so that a corrosive substance such as a plating solution does not remain in the gap between the lead insert portions. A high circuit board is obtained.

次に、回路板の製造工程の概要を説明する。図3は製造フローを示す。まず基板成形工程(S1)において、電気めっきのための給電用のリードを型内に配置し、型内に液体又は粉末の樹脂を注入して硬化させることによりリードに接合した絶縁性基板を成形する。   Next, an outline of the circuit board manufacturing process will be described. FIG. 3 shows a manufacturing flow. First, in the substrate molding step (S1), a lead for power supply for electroplating is placed in a mold, and an insulating substrate bonded to the lead is molded by injecting a liquid or powder resin into the mold and curing it. To do.

続いて、回路パターン形成工程(S2)において、絶縁性基板の表面をメタライズして、そのメタライズ層に対し所望の回路パターンを、リードと電気的に接続するように、形成する。すなわち、リードに接続された回路部と、リードとは絶縁された非回路部が形成される。   Subsequently, in the circuit pattern forming step (S2), the surface of the insulating substrate is metallized, and a desired circuit pattern is formed on the metallized layer so as to be electrically connected to the leads. In other words, a circuit portion connected to the lead and a non-circuit portion insulated from the lead are formed.

続いて、回路形成工程(S3)において、リードを介して回路部となる回路パターンに給電して電気めっきを行い、所定のパターン厚さまで増厚した回路パターンを形成する。その後、必要に応じて金めっき等の表面処理を行い、さらに非回路部の薄いメタライズ層をエッチングして除去する。   Subsequently, in a circuit formation step (S3), a circuit pattern serving as a circuit portion is supplied with power through a lead and electroplating is performed to form a circuit pattern thickened to a predetermined pattern thickness. Thereafter, surface treatment such as gold plating is performed as necessary, and the thin metallized layer of the non-circuit portion is removed by etching.

続いて、リード分離工程(S4)において、リードに接合した状態の絶縁性基板をリードから分離することにより、立体回路パターンが形成された立体的な回路板が得られる。   Subsequently, in the lead separation step (S4), the three-dimensional circuit board on which the three-dimensional circuit pattern is formed is obtained by separating the insulating substrate bonded to the lead from the lead.

次に、回路板の製造工程を順を追って説明する。図4は平面図による回路板の製造工程を示す。まず、図4(a)に示すように、電気めっき用のリード301を有するリードフレーム3を準備する。リードフレーム3の材料として、例えば、銅、リン青銅、黄銅、ニッケル、42アロイなどの金属フープ材(導電性平板材)が用いられる。金属フープ材の厚さは、例えば0.1mm〜0.5mmである。金属フープ材をプレス加工やエッチング加工により、位置決め用のパイロット穴302や、給電パターン部分であるリード301などが形成される。図に示したリードフレーム3は、左右に同じパターンがくり返して連続する、帯状のリードフレームの中から2つのパターン部分を抜き出して示したものである。リードフレーム3は、製造工程において、給電用電極の機能の他に、キャリアとしての機能も有している。   Next, the circuit board manufacturing process will be described in order. FIG. 4 shows a circuit board manufacturing process according to a plan view. First, as shown in FIG. 4A, a lead frame 3 having a lead 301 for electroplating is prepared. As a material of the lead frame 3, for example, a metal hoop material (conductive plate material) such as copper, phosphor bronze, brass, nickel, 42 alloy is used. The thickness of the metal hoop material is, for example, 0.1 mm to 0.5 mm. A pilot hole 302 for positioning, a lead 301 as a power feeding pattern portion, and the like are formed by pressing or etching the metal hoop material. The lead frame 3 shown in the drawing is shown by extracting two pattern portions from a belt-like lead frame in which the same pattern is repeated on the left and right sides. In the manufacturing process, the lead frame 3 has a function as a carrier in addition to the function of the power feeding electrode.

続いて、図4(b)に示すように、リード301と成形樹脂と密着させるため、リード301に表面処理が行われ、その表面は処理表面41となる。その処理として、アミノ系シラン、イミダゾール系シランなどのカップリング材による処理、トリアジンチオール塩などを用いた有機めっき処理、ポリイミドのコーティング処理、塩化第二鉄、ホスコート、CPEなどの液による粗面化処理などが好適に行われる。   Subsequently, as shown in FIG. 4B, the lead 301 is subjected to a surface treatment so that the lead 301 and the molding resin are brought into close contact with each other. As the treatment, treatment with coupling materials such as amino silane and imidazole silane, organic plating treatment using triazine thiol salt, polyimide coating treatment, surface roughening with liquid such as ferric chloride, phoscoat, CPE, etc. Processing etc. are suitably performed.

続いて、図4(c)に示すように、絶縁性基板101がMID基板として樹脂形成される。その樹脂として液晶ポリマ、ポリフタルアミド、ポリフタルサルフォン、エポキシ、SPS、PBT等が用いられる。その成形には射出成形、トランスファ成形等が用いられ、リードフレーム3のリード301がインサートされた後、成形される。   Subsequently, as shown in FIG. 4C, the insulating substrate 101 is resin-formed as an MID substrate. As the resin, liquid crystal polymer, polyphthalamide, polyphthalsulfone, epoxy, SPS, PBT or the like is used. For the molding, injection molding, transfer molding, or the like is used. After the lead 301 of the lead frame 3 is inserted, the molding is performed.

続いて、図4(d)に示すように、絶縁性基板101の表面及びリード301に、真空蒸着、DCスパッタリング法、RFスパッタリング法等を用いて、めっき下地層となる銅薄膜からなる導電膜42が形成される。導電膜42の膜厚は、例えば0.3μmである。   Subsequently, as shown in FIG. 4D, a conductive film made of a copper thin film serving as a plating base layer is formed on the surface of the insulating substrate 101 and the leads 301 by using vacuum deposition, DC sputtering, RF sputtering, or the like. 42 is formed. The film thickness of the conductive film 42 is, for example, 0.3 μm.

絶縁性基板101の表面のめっき下地層は、少なくとも回路パターンを形成する領域、及び電気めっきの給電用電極であるリードフレーム3に回路パターンを電気接続する領域に形成すればよい。例えば、リードフレーム3の上面側に形成された絶縁性基板101の裏面を除く上側部分にのみ回路パターンが形成される場合には、絶縁性基板101の裏面にはめっき下地層を形成する必要がない。絶縁性基板101の裏面に不要なめっき下地層が形成されると、非回路領域とリードフレーム3とが電気接続される領域が増えてしまい、これらを絶縁分離する手間が新たに発生してしまう。   The plating base layer on the surface of the insulating substrate 101 may be formed at least in a region where a circuit pattern is to be formed and a region where the circuit pattern is electrically connected to the lead frame 3 which is a power supply electrode for electroplating. For example, when a circuit pattern is formed only on the upper portion excluding the back surface of the insulating substrate 101 formed on the upper surface side of the lead frame 3, it is necessary to form a plating base layer on the back surface of the insulating substrate 101. Absent. If an unnecessary plating base layer is formed on the back surface of the insulating substrate 101, a region where the non-circuit region and the lead frame 3 are electrically connected increases, and a new effort to insulate and separate them occurs. .

続いて、図4(e)に示すように、導電膜を形成したMID基板の表面にレーザ等のエネルギービームを照射して照射した部分の銅薄膜を蒸発させて除去する。このレーザとしては、第2、第3高調波YAGレーザ、YAGレーザ等のように、導電膜(めっき下地膜)によって吸収されやすいものが除去効率が良く好ましい。ガルバノミラーでレーザを走査することにより、回路パターン領域200の外周に沿って線状の絶縁スペース201が形成され、回路パターン領域200が非回路領域202から絶縁される。回路パターン領域200は、リード301に電気的に接続され、非回路領域202は、リード301及び回路部領域200から絶縁される。そこで、線状の絶縁スペース201は、リード301と絶縁性基板101の接合部においてリード301(と回路パターン領域200)を取り囲むように、レーザで走査して形成される。   Subsequently, as shown in FIG. 4E, the surface of the MID substrate on which the conductive film is formed is irradiated with an energy beam such as a laser to evaporate and remove the irradiated copper thin film. As this laser, a laser that is easily absorbed by the conductive film (plating base film), such as second and third harmonic YAG lasers and YAG lasers, is preferable because of its high removal efficiency. By scanning the laser with a galvanometer mirror, a linear insulating space 201 is formed along the outer periphery of the circuit pattern region 200, and the circuit pattern region 200 is insulated from the non-circuit region 202. The circuit pattern region 200 is electrically connected to the lead 301, and the non-circuit region 202 is insulated from the lead 301 and the circuit portion region 200. Therefore, the linear insulating space 201 is formed by scanning with a laser so as to surround the lead 301 (and the circuit pattern region 200) at the joint between the lead 301 and the insulating substrate 101.

続いて、リードフレーム3を通じて回路パターン領域に給電することにより、図4(f)に示すように、その領域の上にのみ、例えば銅めっき43が行われる。めっき構成、めっき厚みは限定されず、銅めっき以外のめっきを行うこともできる。必要であれば、ニッケル、銀、金などのめっきなどを多層化して形成することも可能である。その後、非回路領域のめっき下地膜はソフトエッチング等で除去される。   Subsequently, by supplying power to the circuit pattern region through the lead frame 3, as shown in FIG. 4F, for example, copper plating 43 is performed only on the region. The plating configuration and plating thickness are not limited, and plating other than copper plating can also be performed. If necessary, nickel, silver, gold, etc. can be formed in multiple layers. Thereafter, the plating base film in the non-circuit region is removed by soft etching or the like.

続いて、図4(g)に示すように、リード301と回路板1が接合部分で分離される。この分離によって、各回路パターン2が自動的に互いに電気的に絶縁され、所望の回路板1が得られる。   Subsequently, as shown in FIG. 4G, the lead 301 and the circuit board 1 are separated at the joint portion. By this separation, the circuit patterns 2 are automatically electrically insulated from each other, and a desired circuit board 1 is obtained.

次に、リードと回路板の分離について説明する。図5はリード分離工程を示す。図5(a)に示す回路基板1は、上述したものと同じである。電気めっき等の回路形成工程の後、回路板1からリード301を分離する方法として、単に両者を引き離す方向に力を加えて分離することができる。分離後の回路板1にバリや欠け、反りなどが発生しなく、より高品質の回路板とするため、及び、分離を容易とするため下記のように分離が行われる。すなわち、リード301を加熱して成形樹脂を軟化させてからリード301の回路板1からの分離が行われる。   Next, separation of leads and circuit boards will be described. FIG. 5 shows a lead separation process. The circuit board 1 shown in FIG. 5A is the same as that described above. As a method of separating the lead 301 from the circuit board 1 after a circuit formation process such as electroplating, the lead 301 can be separated by simply applying a force in a direction in which both are separated. Separation is performed as follows in order to make the circuit board 1 after separation free from burrs, chipping, warping, and the like, and to make the circuit board of higher quality and easy to separate. That is, after the lead 301 is heated to soften the molding resin, the lead 301 is separated from the circuit board 1.

リード301の加熱は、図5(b)に示すように、カートリッジヒータ56を埋め込んだヒータブロック541,542を用いて、リード301を両面から挟み込むことにより行われる。   The lead 301 is heated by sandwiching the lead 301 from both sides using heater blocks 541 and 542 in which the cartridge heater 56 is embedded, as shown in FIG.

上方のヒータブロック542は上下可動式であり、リード301の加熱、及び回路板1の分離時にリード301を固定する。回路板1は、上方から開閉及び上下可動のチャック55によって把持される。回路板1の分離時に、チャック55が回路板1を把持して上昇し、回路板1がリード301から上方に引き離なされる。全体の動作のフローは、例えば、回路板1とリードフレームを下部ヒータブロック541にセット→上部ヒータブロック542を下降してリード301をクランプ→ヒータ56をON→チャック55を下降して回路板1を把持→チャック55上昇→回路板1を移載→ヒータ56をOFF→上部ヒータブロック542を上昇→リードフレーム3を順送、のように行われる。   The upper heater block 542 is vertically movable and fixes the lead 301 when the lead 301 is heated and when the circuit board 1 is separated. The circuit board 1 is gripped by a chuck 55 that can be opened and closed and moved up and down from above. At the time of separation of the circuit board 1, the chuck 55 grasps the circuit board 1 and rises, and the circuit board 1 is pulled upward from the lead 301. The overall operation flow is, for example, that the circuit board 1 and the lead frame are set in the lower heater block 541 → the upper heater block 542 is lowered to clamp the lead 301 → the heater 56 is turned on → the chuck 55 is lowered and the circuit board 1 is lowered. The chuck 55 is lifted, the circuit board 1 is transferred, the heater 56 is turned off, the upper heater block 542 is lifted, and the lead frame 3 is forwarded.

回路板1の分離は、複数個の回路板に対してを同時に行ってもよく、リード301の加熱温度は成形樹脂のガラス相転移温度(Tg)を10〜30℃程度上回った温度が望ましい。また、回路板1を形成する成形樹脂の熱伝導率はリード301の熱伝導率よりも格段に小さいので、リード301の加熱時に回路板1の接合部が局所加熱されるだけなので、回路板1の主要部に熱ダメージを与えることなく分離が行われる。成形樹脂を軟化させて、リード301との密着力を弱めることにより、分離に必要な力を小さくでき、また、分離時に回路板1の欠け等の発生を抑制できる。   Separation of the circuit board 1 may be performed on a plurality of circuit boards at the same time, and the heating temperature of the lead 301 is desirably a temperature that is about 10 to 30 ° C. higher than the glass phase transition temperature (Tg) of the molding resin. Further, since the thermal conductivity of the molding resin forming the circuit board 1 is much smaller than the thermal conductivity of the lead 301, the circuit board 1 is only locally heated when the lead 301 is heated. Separation is carried out without causing heat damage to the main part. By softening the molding resin and weakening the adhesion with the leads 301, the force required for separation can be reduced, and the occurrence of chipping of the circuit board 1 can be suppressed during separation.

次に、回路板とその製造方法の他の例について説明する。図6は上述したリードフレームと異なる形状の凸部を有するリードフレームによる回路板製造方法を示す。リードフレーム3は、図6(a)〜(c)に示すように、リードフレーム3を形成する導電性平板材の主平面に略垂直な凸部313,315有しており、その凸部313,315が回路板1を貫通した形状に回路板1が形成される。従って、リード312,313から分離された回路板1は、図6(d)に示すように、貫通孔330,350を有したものになる。   Next, another example of the circuit board and the manufacturing method thereof will be described. FIG. 6 shows a circuit board manufacturing method using a lead frame having a convex portion having a shape different from that of the lead frame described above. As shown in FIGS. 6A to 6C, the lead frame 3 has convex portions 313 and 315 substantially perpendicular to the main plane of the conductive flat plate material forming the lead frame 3, and the convex portion 313. , 315 are formed in a shape penetrating the circuit board 1. Therefore, the circuit board 1 separated from the leads 312 and 313 has through holes 330 and 350 as shown in FIG.

リードフレーム3の凸部313,315は、例えば、回路板1の中央線上で回路板1を貫通して露出するように、リード312、314の先端を曲げて形成される。回路パターン203,205に対するめっきのための給電は、回路板1の中央部に露出した凸部313,315を介して行われる。   The convex portions 313 and 315 of the lead frame 3 are formed by bending the tips of the leads 312 and 314 so as to be exposed through the circuit board 1 on the center line of the circuit board 1, for example. Power supply for plating on the circuit patterns 203 and 205 is performed through convex portions 313 and 315 exposed at the center of the circuit board 1.

成形時の樹脂収縮は成形体の略重心方向に向かって収縮するので、回路板1の略中央部に貰通・露出した凸部313,315と周辺樹脂は、樹脂収縮力により強固に密着・接合する。従って、接合部における隙間の発生が抑制され、給電回路の切断が発生せず、確実な電気めっきが可能となる。このような貫通・露出するリードは、回路パターンの形状や回路板そのものの形状に応じて複数あってもよい。また、図4(b)に示したような、インサート成形前のリードフレームの密着力向上のための表面処理は行わなくてもよい。   Resin shrinkage at the time of molding shrinks in the direction of the approximate center of gravity of the molded body, so that the convex portions 313 and 315 that are passed through and exposed to the substantially central portion of the circuit board 1 and the peripheral resin are firmly adhered by the resin shrinkage force. Join. Therefore, the generation of a gap at the joint is suppressed, and the power supply circuit is not cut off, thereby enabling reliable electroplating. There may be a plurality of such penetrating / exposed leads depending on the shape of the circuit pattern and the shape of the circuit board itself. Further, the surface treatment for improving the adhesion of the lead frame before the insert molding as shown in FIG.

上述の、凸部を有するリードフレームと回路板の分離について説明する。図7は分離前後の様子を示す。分離は、図7(a)に示すように、回路板1の中央表面に露出しているリード314の凸部315を、リード314の主平面(図で左右方向)に垂直な方向(図で上下方向)に沿って上から下へと、例えばパンチ53により打ち抜いて行われる。リード312,314から分離された回路板は、図7(b)に示されるように、凸部315が抜かれたあとに、貫通孔350が形成され、この貫通孔350によって、回路パターン205が左右に分離され、互いに電気的に絶縁された回路パターン205となる。   The separation of the lead frame having the convex portion and the circuit board will be described. FIG. 7 shows the state before and after separation. As shown in FIG. 7A, the protrusion 315 of the lead 314 exposed on the center surface of the circuit board 1 is separated from the main plane of the lead 314 (left and right in the figure) in a direction (in the figure). For example, the punch 53 is punched from top to bottom along the vertical direction. As shown in FIG. 7B, the circuit board separated from the leads 312 and 314 is formed with a through hole 350 after the protrusion 315 is removed, and the circuit pattern 205 is left and right by the through hole 350. The circuit patterns 205 are separated from each other and electrically insulated from each other.

次に、回路板とその製造方法のさらに他の例について説明する。図8は上述したリードフレームと異なる形状のリードフレームを用いて回路板の左右の側壁部にリードを接合する回路板製造方法を示す。リード320と回路パターン2との電気的な接合は、図8(a)に示すように、回路板1の左右側壁にリード320の先端部分321をわずかに挿入し、その側壁部を介して行われる。その挿入の深さ、すなわち接合部長dは、略0.1〜1.0mm程度の範囲とされる。すなわち、接合部長さが長すぎると、分離時に大きな力が必要となり絶縁性基板に欠け等が生じることがあり、また、短かすぎると、電気めっきや搬送時に絶縁性基板からリードが脱落してしまうことがあるが、上記接合部長さにすることにより、このような欠けや脱落の不具合が発生しにくくなる。   Next, still another example of the circuit board and the manufacturing method thereof will be described. FIG. 8 shows a circuit board manufacturing method in which leads are joined to left and right side walls of a circuit board using a lead frame having a shape different from that of the above-described lead frame. As shown in FIG. 8A, electrical connection between the lead 320 and the circuit pattern 2 is performed by slightly inserting the tip portions 321 of the leads 320 into the left and right side walls of the circuit board 1 and through the side walls. Is called. The insertion depth, that is, the junction length d is set to a range of about 0.1 to 1.0 mm. That is, if the joint length is too long, a large force is required at the time of separation, and the insulating substrate may be chipped, and if it is too short, the lead may fall off from the insulating substrate during electroplating or transportation. However, by using the length of the joint portion, it is difficult to cause such a problem of chipping or dropping.

リード320と回路板1との分離は、図8(b)(c)に示すように、リード320を左右に引き抜くようにして行われる。すなわち、リードを分離する際には、前出の図5に示したものと同様に、リード320と回路板1をチャッキングした上で、リード320が挿入部分から引き抜かれる。なお、回路板1の分離は、複数個を同時に行ってもよい。また、リード抜き取り時に回路パターンの導体膜がリード320に引っ張られれて剥がれるのを防止するため回路板1のチャッキングは、リード320の直近を挟んで回路パターンを挟み込んでおくことが望ましい。   As shown in FIGS. 8B and 8C, the lead 320 and the circuit board 1 are separated by pulling the lead 320 left and right. That is, when separating the leads, the leads 320 and the circuit board 1 are chucked in the same manner as shown in FIG. A plurality of circuit boards 1 may be separated at the same time. Further, in order to prevent the conductor film of the circuit pattern from being pulled and peeled off by the lead 320 when the lead is extracted, it is desirable to chuck the circuit board 1 with the circuit pattern sandwiched in the immediate vicinity of the lead 320.

次に、回路板とその製造方法のさらに他の例について説明する。図9はリードとの接合部に薄肉のテーパ部を有する回路板製造方法を示す。リード301と絶縁性基板101の接合部界面露出部近傍における絶縁性基板101の断面形状が、リード301の表面に沿って肉厚が薄くなるテーパ部17を備えている。給電電極であるリード301の表面と絶縁性基板101上に形成される回路パターン2の導体層面とが鈍角θで交わり、面の接続が滑らかになっている。そこで、例えば、スパッタによる導体薄膜形成が一様な厚さで不連続部分がなく形成できるので給電用電流回路の断線が起こりにくくなる。   Next, still another example of the circuit board and the manufacturing method thereof will be described. FIG. 9 shows a method for manufacturing a circuit board having a thin taper at the joint with the lead. The cross-sectional shape of the insulating substrate 101 in the vicinity of the joint interface exposed portion between the lead 301 and the insulating substrate 101 includes a taper portion 17 whose thickness decreases along the surface of the lead 301. The surface of the lead 301 serving as the power supply electrode and the conductor layer surface of the circuit pattern 2 formed on the insulating substrate 101 intersect at an obtuse angle θ, and the connection between the surfaces is smooth. Therefore, for example, the conductor thin film can be formed by sputtering with a uniform thickness and without any discontinuous portion, so that disconnection of the power supply current circuit is less likely to occur.

リード301の分離は、回路板1をチャック55でチャッキングした上で、リード301を治具58で図の下方に押し下げて行われる。そして、絶縁性基板101からリード301を分離するとき、絶縁性基板101上の回路パターン2が剥離部分を有した状態で切断されることがなくなる。回路パターン2が、図9(c)に示すように、薄肉部分のテーパ部17の先端Pにおける応力集中により切断されるからである。リード301を分離した後の接合部近傍における回路パターンにバリやめくれのない回路板が得られる。   The lead 301 is separated by chucking the circuit board 1 with the chuck 55 and pressing the lead 301 downward with a jig 58 in the drawing. When the leads 301 are separated from the insulating substrate 101, the circuit pattern 2 on the insulating substrate 101 is not cut in a state having a peeled portion. This is because the circuit pattern 2 is cut by the stress concentration at the tip P of the tapered portion 17 of the thin portion, as shown in FIG. A circuit board having no burrs or turning over in the circuit pattern in the vicinity of the joint after separating the leads 301 is obtained.

次に、回路板とその製造方法のさらに他の例について説明する。図10はリードとの接合部における回路パターンにくびれを持たせた例を示す。図10(a)に示すように、リード301と回路板1との接合部において、リード301に向かうに従って細くなるテーパ形状21を回路パターン2に持たせて、局所的に幅を狭くして回路パターン2を形成する。   Next, still another example of the circuit board and the manufacturing method thereof will be described. FIG. 10 shows an example in which the circuit pattern at the junction with the lead is constricted. As shown in FIG. 10A, the circuit pattern 2 has a tapered shape 21 that becomes narrower toward the lead 301 at the joint portion between the lead 301 and the circuit board 1, and the width is locally narrowed. Pattern 2 is formed.

このようにすると、リード301を回路板1から分離するときに、図10(b)に示すように、回路パターン2が局所的に幅を狭くした部分で切断される。リード301の周囲に存在する微小な回路部分は、リード301に付着して、回路板1からリード301とともに分離する。これは金属であるリード301とめっき膜との密着が、絶縁性基板の成形樹脂とめっき膜との密着より高いために起こる現象である。従って、回路パターン2が分離時にリード301に引っ張られて回路板1の接合部近傍において回路波端2が回路が剥離するのを防止できる。   In this way, when the lead 301 is separated from the circuit board 1, the circuit pattern 2 is cut at a portion where the width is locally narrowed as shown in FIG. A minute circuit portion existing around the lead 301 is attached to the lead 301 and separated from the circuit board 1 together with the lead 301. This is a phenomenon that occurs because the adhesion between the metal lead 301 and the plating film is higher than the adhesion between the molding resin of the insulating substrate and the plating film. Therefore, it is possible to prevent the circuit wave end 2 from being peeled off in the vicinity of the joint portion of the circuit board 1 due to the circuit pattern 2 being pulled by the lead 301 at the time of separation.

次に、回路板とその製造方法のさらに他の例について説明する。図11はリード301と回路パターン2との接合部にめっき防止マスク80を設ける例を示す。パターニング処理後にリード301と回路板1の接合部にめっき防止マスク(レジスト)80を塗布してから、電気めっきを行うと、めっき用の電流はめっき下地膜である導電膜42を介して流れてめっき下地膜の上に例えば、銅めっき43が成長する。しかし、めっき防止マスク80の表面にはめっき膜が成長しない。そこで、めっき後にめっき防止マスク80を剥離すると、めっき防止マスク80の剥離した後にはメタライズ時の薄膜が残るだけであり、回路板1からリード301を分離する際に、接合部の回路パターンが薄膜(導電膜42)で切断されるので、接合部近傍の回路パターン2が剥離することがなく、加工品質の良い回路板が得られる。   Next, still another example of the circuit board and the manufacturing method thereof will be described. FIG. 11 shows an example in which a plating prevention mask 80 is provided at the joint between the lead 301 and the circuit pattern 2. When a plating prevention mask (resist) 80 is applied to the joint between the lead 301 and the circuit board 1 after the patterning process and then electroplating is performed, the plating current flows through the conductive film 42 which is the plating base film. For example, a copper plating 43 grows on the plating base film. However, no plating film grows on the surface of the plating prevention mask 80. Therefore, if the plating prevention mask 80 is peeled after plating, only the thin film at the time of metallization remains after the plating prevention mask 80 is peeled off. When the leads 301 are separated from the circuit board 1, the circuit pattern of the joint portion is thin. Since it is cut by (conductive film 42), the circuit pattern 2 in the vicinity of the joint is not peeled off, and a circuit board with good processing quality is obtained.

次に、回路板とその製造方法のさらに他の例について説明する。図12は回路パターン形成工程の前処理の例を示す。リードフレームをインサート成形して、リード301の上に絶縁性基板101を形成するとき、リード301と絶縁性基板101の接合部82において、図12(b)に示すように、樹脂の成形収縮による隙間83が生じることがある。そこで、図12(c)に示すように、絶縁性基板101とリード301との隙間83にエポキシ樹脂などの浸透性の良い樹脂からなる充填剤84を塗布・充填して隙間を埋めた後に、メタライズ処理を行う。   Next, still another example of the circuit board and the manufacturing method thereof will be described. FIG. 12 shows an example of pre-processing in the circuit pattern forming process. When the lead frame is insert-molded to form the insulating substrate 101 on the lead 301, the joint portion 82 between the lead 301 and the insulating substrate 101 is formed by resin molding shrinkage as shown in FIG. A gap 83 may occur. Therefore, as shown in FIG. 12C, after filling and filling the gap 83 between the insulating substrate 101 and the lead 301 with a filler 84 made of a resin having good permeability such as an epoxy resin, Perform metallization processing.

このような前処理を行うことで、図12(d)に示すように、リード301と絶縁性基板101の表面を連続して覆うめっき下地層となる導電膜42を形成することができる。すなわち、図12(b)に示す状態でメタライズ処理を行う場合に図12(d)に示す点Qにおいて導電膜42が不連続となる不具合を回避することができる。なお、より導通が良くなるように、充填剤84としてエポキシ樹脂を使用した銀ペーストを用いることができる。   By performing such a pretreatment, as shown in FIG. 12D, a conductive film 42 serving as a plating base layer that continuously covers the surfaces of the leads 301 and the insulating substrate 101 can be formed. That is, when the metallization process is performed in the state shown in FIG. 12B, the problem that the conductive film 42 becomes discontinuous at the point Q shown in FIG. 12D can be avoided. Note that a silver paste using an epoxy resin can be used as the filler 84 so as to improve conduction.

次に、回路板とその製造方法のさらに他の例について説明する。図13は分離工程前に接合部近傍における回路パターンを機械的に切断する例を示し、図14はレーザで切断する例を示す。図13において、回路板1とリード301を分離するとき、回路パターン2の切断を、剥がれの発生なく容易に行えるように、先端が鋭利なスリッタ刃60の間に回路板1を送って、回路パターン2の完全切断を行う。スリッタ刃60は、回路パターン2の厚みに加えて、僅かだけ成形品も切るようにして、回路板1に対して定寸または定圧で切り込みを与える。なお、スリッタ刃60は、回路板1の順送に応じて共回りするようにする。   Next, still another example of the circuit board and the manufacturing method thereof will be described. FIG. 13 shows an example of mechanically cutting the circuit pattern in the vicinity of the joint before the separation step, and FIG. 14 shows an example of cutting with a laser. In FIG. 13, when the circuit board 1 and the lead 301 are separated, the circuit board 1 is sent between a slitter blade 60 having a sharp tip so that the circuit pattern 2 can be easily cut without causing peeling. Cut pattern 2 completely. In addition to the thickness of the circuit pattern 2, the slitter blade 60 cuts the molded product slightly so as to cut the circuit board 1 with a constant size or a constant pressure. Note that the slitter blade 60 rotates in accordance with the progressive feeding of the circuit board 1.

図14において、上記同様に回路パターン2を切断するが、その切断にレーザ70が用いられる。対向してレーザ70が照射される空間に回路板1を順送し、リード301と回路板1の接合部の回路パターン2をレーザ切断する。レーザ70は、回路パターン形成工程において用いられるレーザと同様のレーザ、又はCOレーザなどが好適に用いられる。レーザ70を照射する部分は、回路パターン2が存在している部分に限定することで回路板1の絶縁性基板成樹脂にできるだけダメージを与えないようにすることができる。 In FIG. 14, the circuit pattern 2 is cut in the same manner as described above, and a laser 70 is used for the cutting. The circuit board 1 is sequentially fed into a space facing the laser 70 and the circuit pattern 2 at the joint between the lead 301 and the circuit board 1 is laser-cut. As the laser 70, a laser similar to the laser used in the circuit pattern forming step, a CO 2 laser, or the like is preferably used. By limiting the portion irradiated with the laser 70 to the portion where the circuit pattern 2 exists, the insulating substrate forming resin of the circuit board 1 can be prevented from being damaged as much as possible.

レーザ70照射部分の調整は、回路板1を機械的に送っても良いし、ガルバノミラーでレーザ光を走査して行ってもよい。また、レーザ70の強さは、回路パターンの厚みに加えて僅かだけ成形品も切るように、パワー調整する。接合部付近の回路パターンをこのような簡易的な切断方法によって切断した後、回路板からリードを分離することで、回路パターンの剥離を防止することができる。   Adjustment of the irradiated portion of the laser 70 may be performed by mechanically feeding the circuit board 1 or by scanning laser light with a galvano mirror. The strength of the laser 70 is adjusted so that the molded product is cut slightly in addition to the thickness of the circuit pattern. After the circuit pattern near the joint is cut by such a simple cutting method, the circuit pattern can be prevented from being peeled by separating the leads from the circuit board.

なお、本発明は、上記構成に限られることなく種々の変形が可能である。上述した回路板の例では、回路パターンが4つの場合について例を図示して説明しているが、他の任意の個数の回路パターンや形状について本発明を適用することができる。また、実施例では回路形成方法としてレーザ法を用いた場合を説明したが、2ショット法等を用いて回路形成する方法にも本発明を適用することができる。   The present invention is not limited to the above-described configuration, and various modifications can be made. In the example of the circuit board described above, the case where there are four circuit patterns is illustrated and described. However, the present invention can be applied to any other number of circuit patterns and shapes. In the embodiment, the case where the laser method is used as the circuit forming method has been described. However, the present invention can also be applied to a method of forming a circuit using a two-shot method or the like.

(a1)〜(d)は本発明の一実施形態に係る回路板、及びその使用状態を示す斜視図。(A1)-(d) is a perspective view which shows the circuit board which concerns on one Embodiment of this invention, and its use condition. (a)〜(d)は同上回路板製造工程における分離工程を説明する斜視図。(A)-(d) is a perspective view explaining the isolation | separation process in a circuit board manufacturing process same as the above. 同上回路板の製造工程のフロー図。The flowchart of the manufacturing process of a circuit board same as the above. (a)〜(g)は同上回路板の製造工程を順番に説明するリード及び回路板の平面図。(A)-(g) is a top view of the lead | read | reed and circuit board which illustrate the manufacturing process of a circuit board same as the above. (a)は同上回路板の分離工程前の状態を示す平面図、(b)(c)は(a)における回路板の分離工程を説明する(a)におけるA−A断面図。(A) is a top view which shows the state before the isolation | separation process of a circuit board same as the above, (b) (c) is AA sectional drawing in (a) explaining the isolation | separation process of the circuit board in (a). (a)は本発明の一実施形態に係る他の例を示す回路板とその製造方法を説明する平面図、(b)は(a)におけるB−B断面図、(c)は(a)に示した状態から分離したリードの平面図、(d)は(a)に示した状態から分離した回路板の平面図。(A) is a top view explaining the circuit board which shows the other example which concerns on one Embodiment of this invention, and its manufacturing method, (b) is BB sectional drawing in (a), (c) is (a). The top view of the lead | read | reed isolate | separated from the state shown to (d), (d) is the top view of the circuit board isolate | separated from the state shown to (a). (a)(b)は図5(a)に示した状態からリードと回路板を分離する工程を説明する断面。(A) and (b) are the cross sections explaining the process of isolate | separating a lead and a circuit board from the state shown to Fig.5 (a). (a)は本発明の一実施形態に係るさらに他を示す回路板とその製造方法を説明する回路板の分離工程前の平面図、(b)(c)は(a)における回路板の分離工程を説明する(a)におけるC−C断面図。(A) is the top view before the circuit board isolation | separation process explaining the circuit board which shows further others concerning one Embodiment of this invention, and its manufacturing method, (b) (c) is isolation | separation of the circuit board in (a). CC sectional drawing in (a) explaining a process. (a)は本発明の一実施形態に係るさらに他を示す回路板とその製造方法を説明する回路板の分離工程前の平面図、(b)(c)は(a)における回路板の分離工程を説明する(a)におけるD−d断面図。(A) is the top view before the circuit board isolation | separation process explaining the circuit board which shows further others concerning one Embodiment of this invention, and its manufacturing method, (b) (c) is isolation | separation of the circuit board in (a). D-d sectional drawing in (a) explaining a process. (a)は本発明の一実施形態に係るさらに他を示す回路板の製造方法を説明する回路板の分離工程前の側面図、(b)は(a)における回路板の分離状態を説明する側面図。(A) is the side view before the separation process of the circuit board explaining the manufacturing method of the circuit board which shows further others concerning one embodiment of the present invention, (b) explains the separation state of the circuit board in (a). Side view. (a)は本発明の一実施形態に係るさらに他を示す回路板の製造方法を説明する回路板の分離工程前の側面図、(b)は(a)における回路板のE−E断面図。(A) is the side view before the separation process of the circuit board explaining the manufacturing method of the circuit board which shows further others concerning one embodiment of the present invention, (b) is an EE sectional view of the circuit board in (a) . (a)は本発明の一実施形態に係るさらに他を示す回路板の製造方法を説明する回路板の回路形成工程前の側面図、(b)は(a)における回路板のF−F断面図、(c)は(b)における回路板において導体薄膜を形成した状態の断面図。(A) is the side view before the circuit formation process of the circuit board explaining the manufacturing method of the circuit board which shows further others concerning one embodiment of the present invention, (b) is the FF section of the circuit board in (a) FIG. 4C is a cross-sectional view of a state in which a conductive thin film is formed on the circuit board in FIG. (a)は本発明の一実施形態に係るさらに他を示す回路板の製造方法を説明する回路板の分離工程前の平面図、(b)は(a)における回路板のF−F断面図。(A) is the top view before the isolation | separation process of the circuit board explaining the manufacturing method of the circuit board which shows further others concerning one Embodiment of this invention, (b) is FF sectional drawing of the circuit board in (a). . (a)は本発明の一実施形態に係るさらに他を示す回路板の製造方法を説明する回路板の分離工程前の平面図、(b)は(a)における回路板のG−G断面図。(A) is the top view before the isolation | separation process of the circuit board explaining the manufacturing method of the circuit board which shows further others concerning one Embodiment of this invention, (b) is GG sectional drawing of the circuit board in (a). .

符号の説明Explanation of symbols

1 回路板
2 回路パターン
3 リード
80 メッキ防止マスク
101 絶縁性基板
315 凸部
d 接合部長さ
DESCRIPTION OF SYMBOLS 1 Circuit board 2 Circuit pattern 3 Lead | read | reed 80 Anti-plating mask 101 Insulation board | substrate 315 Convex part d Junction length

Claims (11)

型内に導電性平板材製のリードを配置し、型内に液体又は粉末の樹脂を注入して硬化させることにより前記リードに接合した絶縁性基板を成形する基板成形工程と、
前記基板成形工程により成形した絶縁性基板の表面に所望の回路パターンを前記リードと電気的に接続するように形成する回路パターン形成工程と、
前記回路パターン形成工程の後に、前記リードを介して前記回路パターンに給電して電気めっきを行う回路形成工程と、
前記回路形成工程の後に、前記リードに接合した絶縁性基板から前記リードをその接合部で分離するリード分離工程とを含むことを特徴とする回路板の製造方法。
A substrate molding step of forming an insulating substrate bonded to the lead by placing a lead made of a conductive flat plate in the mold, and injecting and curing a liquid or powder resin in the mold;
A circuit pattern forming step of forming a desired circuit pattern on the surface of the insulating substrate formed by the substrate forming step so as to be electrically connected to the leads;
After the circuit pattern forming step, a circuit forming step of performing electroplating by supplying power to the circuit pattern through the leads;
A method of manufacturing a circuit board, comprising: a lead separation step of separating the leads from the insulating substrate joined to the leads at the joint after the circuit formation step.
前記基板成形工程時に、前記導電性平板材の主平面に垂直な凸部を有するリードを用いて、前記凸部が絶縁性基板を貫通した形状に基板を成形し、
前記リード分離工程時に、前記リード又は絶縁性基板にリードの主平面と垂直な方向に力を付与して分離することを特徴とする請求項1に記載の回路板の製造方法。
During the substrate molding step, using a lead having a projection perpendicular to the main plane of the conductive flat plate, the projection is molded into a shape penetrating the insulating substrate,
2. The method of manufacturing a circuit board according to claim 1, wherein, in the lead separation step, the lead or the insulating substrate is separated by applying a force in a direction perpendicular to a main plane of the lead.
前記基板成形工程時に、前記凸部を金型内の中央部付近に位置させてリードを配置することを特徴とする請求項2に記載の回路板の製造方法。   3. The method of manufacturing a circuit board according to claim 2, wherein, in the substrate forming step, the lead is disposed with the convex portion being positioned in the vicinity of a central portion in the mold. 前記リード分離工程前に、前記リードと絶縁性基板の接合部を局所加熱することを特徴とする請求項1乃至請求項3のいずれかに記載の回路板の製造方法。   4. The circuit board manufacturing method according to claim 1, wherein a joint portion between the lead and the insulating substrate is locally heated before the lead separation step. 5. 前記基板成形工程時に、リードと絶縁性基板との接合部長さが0.1mm〜1.0mmとなるリードを用いることを特徴とする請求項1乃至請求項3のいずれかに記載の回路板の製造方法。   The circuit board according to any one of claims 1 to 3, wherein a lead having a joint length of 0.1 mm to 1.0 mm between the lead and the insulating substrate is used in the substrate forming step. Production method. 前記基板成形工程時に、前記リードと絶縁性基板の接合部界面露出部近傍における絶縁性基板の断面形状がリード表面に沿って肉厚が薄くなるテーパ形状を備えた絶縁性基板を成形することを特徴とする請求項1乃至請求項3のいずれかに記載の回路板の製造方法。   Forming an insulating substrate having a tapered shape in which the cross-sectional shape of the insulating substrate in the vicinity of the interface exposed portion of the joint between the lead and the insulating substrate is thinned along the lead surface during the substrate forming step; The method for manufacturing a circuit board according to claim 1, wherein the circuit board is a manufacturing method of the circuit board. 前記回路形成工程時に、前記リードに接続する絶縁性基板表面の回路パターンを、前記リードへの接続部近傍において局所的に幅を狭くして形成することを特徴とする請求項1乃至請求項3のいずれかに記載の回路板の製造方法。   4. The circuit pattern on the surface of the insulating substrate connected to the lead is formed with a locally narrow width in the vicinity of the connection portion to the lead during the circuit forming step. A method for producing a circuit board according to any one of the above. 前記リード分離工程の前に、前記リードに接続された前記絶縁性基板表面の回路パターンを前記リードの近傍で切断することを特徴とする請求項1乃至請求項3のいずれかに記載の回路板の製造方法。   4. The circuit board according to claim 1, wherein the circuit pattern on the surface of the insulating substrate connected to the lead is cut in the vicinity of the lead before the lead separation step. 5. Manufacturing method. 前記回路パターンの切断にレーザを用いることを特徴とする請求項8に記載の回路板の製造方法。   The method for manufacturing a circuit board according to claim 8, wherein a laser is used for cutting the circuit pattern. 前記回路形成工程の電気めっき前に、前記リードに接続する絶縁性基板表面の回路パターンのリード近傍に、めっき防止マスクを施すことを特徴とする請求項1乃至請求項3のいずれかに記載の製造方法。   The plating prevention mask is applied to the vicinity of the lead of the circuit pattern on the surface of the insulating substrate connected to the lead before electroplating in the circuit forming step. Production method. 前記回路パターン形成工程の前に、前記リードと絶縁性基板の接合部界面露出部に充填剤を塗布することを特徴とする請求項1乃至請求項3のいずれかに記載の回路板の製造方法。   The method for manufacturing a circuit board according to claim 1, wherein a filler is applied to a joint interface exposed portion between the lead and the insulating substrate before the circuit pattern forming step. .
JP2003281339A 2003-07-28 2003-07-28 Circuit board manufacturing method Expired - Fee Related JP4151503B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003281339A JP4151503B2 (en) 2003-07-28 2003-07-28 Circuit board manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003281339A JP4151503B2 (en) 2003-07-28 2003-07-28 Circuit board manufacturing method

Publications (2)

Publication Number Publication Date
JP2005051033A JP2005051033A (en) 2005-02-24
JP4151503B2 true JP4151503B2 (en) 2008-09-17

Family

ID=34266876

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003281339A Expired - Fee Related JP4151503B2 (en) 2003-07-28 2003-07-28 Circuit board manufacturing method

Country Status (1)

Country Link
JP (1) JP4151503B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4646690B2 (en) * 2005-05-10 2011-03-09 ミヤチテクノス株式会社 Gold plating peeling device
CN116207066B (en) * 2021-11-30 2025-10-31 美垦半导体技术有限公司 Intelligent power module

Also Published As

Publication number Publication date
JP2005051033A (en) 2005-02-24

Similar Documents

Publication Publication Date Title
US4931134A (en) Method of using laser routing to form a rigid/flex circuit board
JP5064210B2 (en) Electronic module and manufacturing method thereof
JP2676112B2 (en) Manufacturing method of electronic component mounting board
JP3170199B2 (en) Semiconductor device, method of manufacturing the same, and substrate frame
US20110260200A1 (en) Method of fabricating non-metal led substrate and non-metal led substrate and method of fabricating led device using the non-metal led substrate and led device with the non-metal led substrate
CN102612252A (en) Printed wiring board
JP2001144126A (en) Semiconductor device manufacturing method and semiconductor device
JP3292723B2 (en) Semiconductor package and manufacturing method thereof
US20230209712A1 (en) Double-sided plastic package power supply product
KR100751984B1 (en) Process for producing electronic component and electronic component
KR20010110154A (en) Lead frame, semiconductor device and manufacturing the same, circuit substrate and electronic device
KR100214552B1 (en) Carrier frame and substrate and method for manufacture ball grid array and the use
CA2274165C (en) Method of manufacturing bead inductor and the bead inductor produced thereby
JP2003170465A (en) Semiconductor package manufacturing method and sealing mold therefor
JP4151503B2 (en) Circuit board manufacturing method
JP4195994B2 (en) Circuit board manufacturing method and circuit board
WO2019000773A1 (en) Circuit board with insulating carrier made of plastics by injection moulding
JP2008172167A (en) LED package
JP2004119606A (en) Semiconductor substrate through hole filling method and semiconductor substrate
JP4508859B2 (en) Manufacturing method of semiconductor substrate
JP4107003B2 (en) Wiring board manufacturing method and board used in the manufacturing method
CN109950017A (en) The manufacturing method of electronic component and electronic component
US6344681B1 (en) Semiconductor package produced by solder plating without solder residue
CN114175223A (en) Power semiconductor module and method for forming power semiconductor module
JP4201060B2 (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060316

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070529

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071009

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071203

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080408

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080519

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080610

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080623

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110711

Year of fee payment: 3

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110711

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120711

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120711

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130711

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees