Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4243002B2 - Semiconductor thin film and method of forming the same, amorphous Si solar cell using semiconductor thin film - Google Patents
[go: Go Back, main page]

JP4243002B2 - Semiconductor thin film and method of forming the same, amorphous Si solar cell using semiconductor thin film - Google Patents

Semiconductor thin film and method of forming the same, amorphous Si solar cell using semiconductor thin film Download PDF

Info

Publication number
JP4243002B2
JP4243002B2 JP2000122377A JP2000122377A JP4243002B2 JP 4243002 B2 JP4243002 B2 JP 4243002B2 JP 2000122377 A JP2000122377 A JP 2000122377A JP 2000122377 A JP2000122377 A JP 2000122377A JP 4243002 B2 JP4243002 B2 JP 4243002B2
Authority
JP
Japan
Prior art keywords
thin film
substrate
semiconductor thin
amorphous
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000122377A
Other languages
Japanese (ja)
Other versions
JP2001308359A (en
Inventor
楽 凌
一之 梅津
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dowa Holdings Co Ltd
Original Assignee
Dowa Holdings Co Ltd
Dowa Mining Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dowa Holdings Co Ltd, Dowa Mining Co Ltd filed Critical Dowa Holdings Co Ltd
Priority to JP2000122377A priority Critical patent/JP4243002B2/en
Publication of JP2001308359A publication Critical patent/JP2001308359A/en
Application granted granted Critical
Publication of JP4243002B2 publication Critical patent/JP4243002B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/548Amorphous silicon PV cells

Landscapes

  • Chemical Vapour Deposition (AREA)
  • Photovoltaic Devices (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は,半導体薄膜及びその形成方法,半導体薄膜を使用したアモルファスSi太陽電池に関し,さらに詳細には,基板上にSi薄膜を形成する半導体薄膜及びその形成方法,半導体薄膜を使用したアモルファスSi太陽電池に関する。
【0002】
【従来の技術】
従来において,特にアモルファスSi太陽電池で使用する半導体薄膜の形成方法では,結晶を島状成長させアイランドを形成することで,太陽電池の変換効率が高くなることが知られている。かかる半導体薄膜の製造方法は,以下に示す公報に開示されている。
【0003】
例えば,特開平01−110776号公報では,絶縁性基板あるいは導電性基板上に,高融点金属の薄膜,低融点金属の厚膜を順次に成膜する工程と,前記低融点金属の厚膜上に,半導体の微小結晶粒を堆積させる工程と,前記基板を前記低融点金属の融点温度以上に加熱した上で,徐々に冷却させる工程を含むことを特徴とする半導体多結晶膜の製造方法が開示される。
【0004】
また,特開平03−280420号公報では,ガラス基板上にシリコン薄膜層を形成し,スズ微粒子を有機溶媒に分散させて,なるべくペーストを上記シリコン薄膜上に塗布した後,このガラス基板を232℃以上に加熱した後,徐冷することを特徴とする半導体薄膜が開示される。
【0005】
また,特開平05−294793号公報では,基板上に薄膜ダイヤモンドを気相合成するにあたり,基板表面の所定領域に中間層を少なくとも一層形成し,かつ該中間層表面に微粉末ダイヤモンドを圧入し,該微細粉末ダイヤモンドを核としてダイヤモンド薄膜を成長させることを特徴とする薄膜ダイヤモンドの製造方法が開示される。
【0006】
また,特開平06−140327号公報では,微結晶シリコンの核が形成されてなる基板上に成膜されてなることを特徴とするシリコン薄膜が開示される。
【0007】
また,特開平07−297122号公報では,絶縁性表面を有する基板上に,結晶性を有するSi薄膜からなる活性領域が形成された半導体装置であって,該活性領域は,非晶質Si薄膜に加熱処理と,レーザ光または強光照射とを行うことにより結晶成長させたものからなる半導体装置が開示される。
【0008】
【発明が解決しようとする課題】
しかしながら,従来の方法では,平坦な薄膜を一旦形成した後エッチングあるいはレーザアニールなどの方法でアイランドを形成するため,多くの工程数が必要となり製造コストが高くなるので経済的ではない。また,エッチング工程やアニール工程中に,半導体薄膜に不純物が混入する恐れもある。また,従来の方法では,Si薄膜の結晶化率が低いため,例えばアモルファスSi太陽電池に使用した場合に変換効率が低くなるという問題がある。
【0009】
したがって,本発明の課題は,簡易な工程で結晶化率の高い半導体薄膜を得ると共に,不純物の混入を防止することが可能な新規かつ改良された半導体薄膜の形成方法を提供し,さらには,高い変換効率のアモルファスSi太陽電池を提供することにある。
【0010】
【課題を解決するための手段】
上記課題を解決するため,請求項1に記載の発明では,基板上にSi薄膜を形成する半導体薄膜の形成方法であって,前記基板上に,In,Snを含有する金属有機物からなる金属ペーストを,塗布厚さが0.25μmより厚く0.5μm未満である厚さで塗布する工程と,前記金属ペーストを塗布した基板を,所定温度,所定時間で焼成して結晶核を形成する工程と,前記結晶核を形成した基板上に,前記Si薄膜を成膜する工程と,を有することを特徴とする半導体薄膜の形成方法が提供される。前記金属ペーストの塗布厚さが0.25μm以下の膜厚では,焼成工程で結晶核が生成せず,0.5μm以上の膜厚では焼成後の結晶核の粒径が1μm以上と大きくなりすぎるので好ましくない。
【0011】
本項記載の発明では,比較的低温の焼成でもサブミクロンの結晶核を基板上に形成できるので,結晶核上にSi薄膜を例えばプラズマCVD法などにより成膜すると,Si薄膜は例えば結晶核を起点として柱状成長してアイランドを形成し,結晶化率の高いSi薄膜を得ることができる。この結果,結晶化率の高いSi薄膜上に,例えばアモルファスSi太陽電池を作製すれば,高い変換効率を得ることができる。さらに,エッチング工程,レーザアニール工程が不要であるので,簡易な製造工程で高性能のSi薄膜を作製することが出来る。また,Si薄膜の結晶粒径は,熱処理時間等の条件を変化させることで容易に制御することができる。
【0012】
また,請求項2に記載の発明のように,前記焼成温度は,250〜400℃の温度範囲にある如く構成すれば,金属ペースト中の有機物が飛んで基板と密着性の良い結晶核を形成することができる。また,請求項3に記載の発明のように,前記焼成時間は,45〜90分の時間範囲にある如く構成すれば,金属ペースト中の有機物が飛んで基板と密着性の良い結晶核を形成することができる。
【0013】
また,請求項4に記載の発明のように,前記焼成は,10−5Pa以下の真空度でおこなわれる如く構成すれば,金属ペースト中の有機物が飛んで基板と密着性の良い結晶核を形成することができる。
【0020】
本項記載の発明では,結晶化率の高いSi薄膜上に,例えばアモルファスSi太陽電池を作製すれば,高い変換効率を得ることができる。
【0026】
本項記載の発明では,結晶化率の高いSi薄膜上に,アモルファスSi太陽電池を作製しているので,高い変換効率を得ることができる。
【0027】
【発明の実施の形態】
以下,本発明の好適な実施の形態について,添付図面を参照しながら詳細に説明する。尚,以下の説明および添付図面において,同一の機能及び構成を有する構成要素については,同一符号を付することにより,重複説明を省略する。
【0028】
以下,図1を参照しながら,本発明の実施の形態について説明する。図1は,本実施形態にかかる半導体薄膜の形成方法を示す断面工程図である。
【0029】
まず,図1(a)に示すように,例えばSiO2基板100上に,金属有機物(MO),増粘材,有機溶剤からなる金属ペースト102を,例えば0.25〜0.5μmの厚膜で塗布する。このとき,金属元素として,例えばSi,Sn,Ag,Au,Ni,Co,Ptなど一種または複数種類の元素を使用することができる。
【0030】
このとき,金属ペースト102は,例えば略0.3μm程度の膜厚とすれば,後工程である焼成工程でサブミクロンの核がSiO2基板100上に均一に分布するので,特に好ましい。また,0.25μm以下の膜厚では,焼成工程で結晶核が生成せず,0.5μm以上の膜厚では焼成後の結晶核の粒径が1μm以上と大きくなりすぎるので好ましくない。
【0031】
次いで,図1(b)に示すように,金属ペースト102を塗布したSiO2基板100を,例えば250〜400℃の温度範囲で焼成する。即ち,250℃以下の温度では,金属ペースト102中の有機物が飛ばずに結晶核が形成しない。また,400℃以上の温度では,生成した結晶核とSiO2基板100との密着性が悪いため生成した結晶核が剥離しやすくなるので好ましくない。
【0032】
なお,金属ペースト102の焼成は,10−5Pa以下の真空度では金属ペースト102中の有機物が飛ばずに結晶核が生成しないので,10−5Pa以上の真空度で焼成するのが好ましい。
【0033】
また,金属ペースト102の焼成時間は,45〜90分であるのが好ましい。45分より短い時間では,金属ペースト102中の有機物が完全に飛ばずに核が生成せず,90分より長い時間では,生成した結晶核とSiO2基板100との密着性が悪いので,結晶核が剥離しやすくなるので好ましくない。
【0034】
上記条件下で金属ペースト102を焼成すると,SiO2基板100表面にはサブミクロンの結晶核が形成される。
【0035】
次いで,図1(c)に示すように,結晶核が形成されたSiO2基板100上に,例えばプラズマCVD法によりSi薄膜104を成膜する。このとき,Si薄膜104は,結晶核を起点として柱状成長してアイランドを形成し,60%〜略95%程度の結晶化率のSi薄膜104が形成される。
【0036】
さらに,高い結晶化率のSi薄膜104上に,アモルファスSi太陽電池を作製する。この結果,従来のアモルファスSi太陽電池よりも高い変換効率を得ることができる。
【0037】
本実施形態においては,比較的低温の焼成でも基板上にサブミクロンの結晶核を形成できるので,結晶核上にSi薄膜を例えばプラズマCVD法などにより成膜すると,Si薄膜は例えば結晶核を起点として柱状成長してアイランドを形成し,結晶化率の高いSi薄膜を得ることができる。この結果,結晶化率の高いSi薄膜上に,例えばアモルファスSi太陽電池を作製すれば,高い変換効率を得ることができる。さらに,エッチング工程,レーザアニール工程が不要であるので,簡易な製造工程で高性能のSi薄膜を作製することが出来る。また,Si薄膜の結晶粒径は,熱処理時間等の条件を変化させることで容易に制御することができる。
【0038】
参考例1
実施の形態においては,金属有機物からなる金属ペーストを用いて結晶核を形成し,結晶化率の高いSi薄膜の成長起点としているが,本参考例においては,不連続Si結晶膜をSi薄膜の成長起点とする方法を説明する。
【0039】
以下,図2に基づいて,本参考例にかかる半導体薄膜の形成方法について説明する。図2は,本参考例にかかる半導体薄膜の形成方法を示す断面工程図である。
【0040】
まず,図2(a)に示すように,例えばSiO2基板200上に例えばスパッタ法により例えば50〜100Åの膜厚で,不連続のアモルファスSi薄膜202を成膜する。このとき,50Å以下の膜厚では,成膜時のアイランド密度制御が困難となり,100Å以上の膜厚では,連続膜となるので好ましくない。
【0041】
次いで,図2(b)に示すように,不連続のアモルファスSi薄膜202を形成したSiO2基板200を,例えば1,000〜1,200℃の温度で熱処理して,不連続の結晶性Si薄膜204を形成する。この不連続の結晶性Si薄膜204は,図3に示すように,アモルファスSi中に,数十〜数百nm径の結晶が存在する状態である。
【0042】
このとき,1,000℃以下の温度ではアモルファスSi薄膜202が結晶化されず,1,200℃以上の温度では,炉の温度限界,エネルギ消費,コスト高の観点から好ましくない。また,アモルファスSi薄膜202の熱処理は,不活性ガスあるいは還元性ガス雰囲気下でおこなうのが好ましい。なお,酸化性ガス雰囲気下では,アモルファスSi薄膜202が酸化されてSiO2膜になるので好ましくはない。
【0043】
次いで,図2(c)に示すように,不連続の結晶性Si薄膜204が形成されたSiO2基板200上に,例えばプラズマCVD法によりSi薄膜206を成膜する。このとき,Si薄膜206は,不連続の結晶性Si薄膜204を起点として柱状成長してアイランドを形成し,結晶化率が60%〜略95%程度のSi薄膜206が形成される。
【0044】
さらに,高い結晶化率のSi薄膜206上に,アモルファスSi太陽電池を作製する。この結果,従来のアモルファスSi太陽電池よりも高い変換効率を得ることができる。
【0045】
本項記載の発明では,所定の熱処理により基板上に不連続の結晶性Si薄膜が形成されるので,その上に,例えばプラズマCVD法でSi薄膜を成膜させると,Si薄膜は結晶性Si薄膜を起点として柱状成長してアイランドを形成するので、結晶化率の高いSi薄膜を形成することができる。この結果,アモルファスSi太陽電池を作製した場合には,高い変換効率が得られる。この結果,結晶化率の高いSi薄膜上に,例えばアモルファスSi太陽電池を作製すれば,高い変換効率を得ることができる。また,Si,H,Ar以外の元素を使用しないので,不純物の混入は極めて少ない。さらに,エッチング工程,レーザアニール工程が不要であるので,簡易な製造工程で高性能のSi薄膜を作製することが出来る。また,Si薄膜の結晶粒径は,熱処理時間等の条件を変化させることで容易に制御することができる。
【0046】
参考例2
本実施形態においては,結晶化率の高いSi薄膜を得るための成長起点するために,金属核を基板上に形成する構成を説明する。以下,図4に基づいて,本参考例にかかる半導体薄膜の形成方法について説明する。図4は,本参考例にかかる半導体薄膜の形成方法を示す断面工程図である。
【0047】
まず,図4(a)に示すように,例えばSiO2基板300上に例えばスパッタ法により50〜100Åの不連続金属膜302を成膜する。このとき,50Å以下の膜厚では,Si成膜時のアイランド密度制御が困難となり,100Å以上の膜厚では,連続膜になるので好ましくない。なお,このとき使用する金属元素は,後工程に悪影響を与えない金属であればその種類は問わない。
【0048】
次いで,図4(b)に示すように,金属核302が形成されたSiO2基板300上に,例えばプラズマCVD法によりSi薄膜304を成膜する。このとき,Si薄膜304は,金属核302を起点として柱状成長してアイランドを形成し,,結晶化率が60%〜略95%程度のSi薄膜304が形成される。
【0049】
さらに,高い結晶化率のSi薄膜上に,アモルファスSi太陽電池を作製する。この結果,従来のアモルファスSi太陽電池よりも高い変換効率を得ることができる。
【0050】
以上,本発明に係る好適な実施の形態および参考例について説明したが,本発明はかかる構成に限定されない。当業者であれば,特許請求の範囲に記載された技術思想の範囲内において,各種の修正例および変更例を想定し得るものであり,それらの修正例および変更例についても本発明の技術範囲に包含されるものと了解される。
【0051】
以上,本発明に係る好適な実施の形態について説明したが,本発明はかかる構成に限定されない。当業者であれば,特許請求の範囲に記載された技術思想の範囲内において,各種の修正例および変更例を想定し得るものであり,それらの修正例および変更例についても本発明の技術範囲に包含されるものと了解される。
【0052】
【実施例】
上記実施形態に基づいて,半導体薄膜(Si薄膜)を形成したので,比較例に基づいて具体的に説明する。
【0053】
まず,7059ガラス基板上に,In,Sn有機物(MO)10wt%,増粘材2.3wt%,有機溶剤87.3%の組成を有し,粘度が23,000cpsの金属ペーストを,ファインパターン用印刷機を使用して,クリアランス:0.9mm,印圧:1.75Kg/f,スキージ角度:70度,スキージ速度:80mm/秒,塗布乾燥後膜厚:0.3μmの条件で塗布した。
【0054】
次いで,上記金属ペースト塗布基板を,焼成温度:370℃,雰囲気:真空度10−5Pa,焼成時間:60分の焼成条件で焼成した。焼成後,サブミクロンの結晶核が基板上に均一に分布していることが確認された。
【0055】
次いで,基板温度:330℃,放電電力:33.5mW/cm2,原料ガスの希釈率:1/40,原料ガス:SiH4,希釈ガス:H2,放電ガス圧:0.1Torrの成膜条件で,プラズマCVD法により上記焼成した基板上にSi薄膜を成膜した。Si薄膜が柱状成長することを確認した。
【0056】
上記により,プラズマCVD法で成膜したSi薄膜の結晶化率は,90%であった。また,本実施例による高結晶化率を有するSi薄膜を用いて,アモルファスSi太陽電池を作製し,ソーラーシュミレータによりエアマス1.5の条件で太陽電池の変換効率を測定した。この結果,アモルファスSi太陽電池の変換効率は,10%であった。
【0057】
参考例3
まず,7059ガラス基板上に,成膜温度:150℃,放電電力:10mA*40kV,放電ガス圧:10−3Pa,ターゲット:Cu(4N)の成膜条件で,スパッタ法により成膜を形成した。表面観察の結果,図5に示すように,Cuアイランドが形成された。なお,図5は,このCuアイランドを10,000倍で撮影したSEM写真図である。
【0058】
次いで,Cuアイランドが形成されている基板を,基板温度:330℃,放電電力:33.5mW/cm2,原料ガスの希釈率:1/40,放電ガス圧:0.1Torr,の成膜条件でプラズマCVDにより,Si薄膜を成膜した。
【0059】
上記により,プラズマCVD法で成膜したSi薄膜の結晶化率は,90%であった。また,本実施例による高結晶化率を有するSi薄膜を用いて,アモルファスSi太陽電池を作製し,ソーラーシュミレータによりエアマス1.5の条件で太陽電池の変換効率を測定した。この結果,アモルファスSi太陽電池の変換効率は,10%であった。
【0060】
(比較例1)
まず,7059ガラス基板上に,基板温度:330℃,放電電力:33.5mW/cm2,原料ガスの希釈率:1/40,放電ガス圧:0.1Torrの成膜条件でプラズマCVD法により,Si薄膜を成膜した。成膜したSi薄膜の結晶化率を測定した結果,40%の結晶化率であった。また,このSi薄膜を用いて,アモルファスSi太陽電池を作製し,ソーラーシュミレータによりエアマス1.5の条件で太陽電池の変換効率を測定した。この結果,アモルファスSi太陽電池の変換効率は,7%であった。
【0061】
上記に示すように,実施例で得られたアモルファスSi太陽電池の変換効率は,従来例で示した従来のアモルファスSi太陽電池の変換効率と比較して約1.4倍高い変換効率を得ることができた。
【0062】
【発明の効果】
基板上に,基板上に各種核を有する膜を形成できるので,その上にSi薄膜を形成すれば,各種核を成長起点として柱状成長しアイランドが形成され,高結晶化率のSi薄膜を得ることができる。この結果,高結晶化率の高いSi薄膜を用いて,アモルファスSi太陽電池を作製すると高い変換効率が得られる。
【図面の簡単な説明】
【図1】 実施形態にかかる半導体薄膜の形成方法を示す断面工程図である。
【図2】 参考例1にかかる半導体薄膜の形成方法を示す断面工程図である。
【図3】 参考例1にかかる不連続の結晶性Si薄膜の結晶イメージを示した模式図である。
【図4】 参考例2にかかる半導体薄膜の形成方法を示す断面工程図である。
【図5】 参考例3で形成したCuアイランドを10,000倍で撮影したSEM写真図である。
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor thin film and a method for forming the same, and an amorphous Si solar cell using the semiconductor thin film, and more specifically, a semiconductor thin film for forming a Si thin film on a substrate, a method for forming the same, and an amorphous Si solar using the semiconductor thin film. It relates to batteries.
[0002]
[Prior art]
Conventionally, it has been known that, in a method for forming a semiconductor thin film used particularly in an amorphous Si solar cell, the conversion efficiency of the solar cell is increased by forming islands by growing crystals into islands. Such a method for manufacturing a semiconductor thin film is disclosed in the following publications.
[0003]
For example, in Japanese Patent Laid-Open No. 01-110777, a step of sequentially forming a thin film of a high melting point metal and a thick film of a low melting point metal on an insulating substrate or a conductive substrate, A method for producing a semiconductor polycrystalline film, comprising: depositing semiconductor microcrystal grains; and heating the substrate to a temperature equal to or higher than a melting point of the low-melting-point metal and gradually cooling the substrate. Disclosed.
[0004]
In Japanese Patent Laid-Open No. 03-280420, a silicon thin film layer is formed on a glass substrate, tin fine particles are dispersed in an organic solvent, and a paste is applied on the silicon thin film as much as possible. Disclosed is a semiconductor thin film characterized by annealing after heating as described above.
[0005]
In Japanese Patent Laid-Open No. 05-294793, when a thin film diamond is vapor-phase synthesized on a substrate, at least one intermediate layer is formed in a predetermined region of the substrate surface, and fine powder diamond is pressed into the intermediate layer surface, Disclosed is a method for producing a thin film diamond characterized by growing a diamond thin film using the fine powder diamond as a nucleus.
[0006]
Japanese Patent Application Laid-Open No. 06-140327 discloses a silicon thin film formed on a substrate on which nuclei of microcrystalline silicon are formed.
[0007]
Japanese Patent Application Laid-Open No. 07-297122 discloses a semiconductor device in which an active region made of a crystalline Si thin film is formed on a substrate having an insulating surface, the active region being an amorphous Si thin film. In addition, a semiconductor device is disclosed which is formed by crystal growth by performing heat treatment and laser light or intense light irradiation.
[0008]
[Problems to be solved by the invention]
However, the conventional method is not economical because a flat thin film is once formed and then an island is formed by a method such as etching or laser annealing, which requires a large number of steps and increases manufacturing costs. Further, impurities may be mixed into the semiconductor thin film during the etching process or annealing process. Further, in the conventional method, since the crystallization rate of the Si thin film is low, there is a problem that the conversion efficiency is low when used for an amorphous Si solar cell, for example.
[0009]
Therefore, an object of the present invention is to provide a new and improved method for forming a semiconductor thin film capable of obtaining a semiconductor thin film having a high crystallization rate by a simple process and preventing contamination of impurities, The object is to provide an amorphous Si solar cell with high conversion efficiency.
[0010]
[Means for Solving the Problems]
In order to solve the above-mentioned problem, the invention according to claim 1 is a method for forming a semiconductor thin film on which a Si thin film is formed on a substrate, the metal paste comprising a metal organic material containing In and Sn on the substrate. And a step of baking the substrate coated with the metal paste at a predetermined temperature for a predetermined time to form crystal nuclei; And a step of depositing the Si thin film on the substrate on which the crystal nuclei have been formed. When the coating thickness of the metal paste is 0.25 μm or less, crystal nuclei are not generated in the firing step, and when the thickness is 0.5 μm or more, the grain size of the crystal nuclei after firing becomes too large, 1 μm or more. Therefore, it is not preferable.
[0011]
In the invention described in this section, submicron crystal nuclei can be formed on a substrate even by firing at a relatively low temperature. Therefore, when a Si thin film is formed on a crystal nucleus by, for example, plasma CVD, the Si thin film has, for example, crystal nuclei. As a starting point, an island is formed by columnar growth, and a Si thin film having a high crystallization rate can be obtained. As a result, if an amorphous Si solar cell, for example, is fabricated on a Si thin film having a high crystallization rate, high conversion efficiency can be obtained. Furthermore, since an etching process and a laser annealing process are not required, a high-performance Si thin film can be manufactured with a simple manufacturing process. The crystal grain size of the Si thin film can be easily controlled by changing conditions such as the heat treatment time.
[0012]
Further, as in the invention described in claim 2, if the baking temperature is set in a temperature range of 250 to 400 ° C., organic substances in the metal paste fly to form crystal nuclei having good adhesion to the substrate. can do. Further, as in the invention described in claim 3, if the firing time is configured to be in the time range of 45 to 90 minutes, the organic substance in the metal paste will fly to form crystal nuclei having good adhesion to the substrate. can do.
[0013]
Further, as in the invention described in claim 4, if the firing is performed at a vacuum of 10 −5 Pa or less, the organic substance in the metal paste will fly and crystal nuclei having good adhesion to the substrate will be formed. Can be formed.
[0020]
In the invention described in this section, high conversion efficiency can be obtained if, for example, an amorphous Si solar cell is fabricated on a Si thin film having a high crystallization rate.
[0026]
In the invention described in this section, since an amorphous Si solar cell is fabricated on a Si thin film having a high crystallization rate, high conversion efficiency can be obtained.
[0027]
DETAILED DESCRIPTION OF THE INVENTION
DESCRIPTION OF EXEMPLARY EMBODIMENTS Hereinafter, preferred embodiments of the invention will be described in detail with reference to the accompanying drawings. In the following description and the accompanying drawings, components having the same function and configuration are denoted by the same reference numerals, and redundant description is omitted.
[0028]
Hereinafter, an embodiment of the present invention will be described with reference to FIG. FIG. 1 is a cross-sectional process diagram illustrating a method for forming a semiconductor thin film according to the present embodiment.
[0029]
First, as shown in FIG. 1A, for example, a metal paste 102 made of a metal organic material (MO), a thickener, and an organic solvent is formed on a SiO 2 substrate 100 with a thick film of, for example, 0.25 to 0.5 μm. Apply. At this time, one or more kinds of elements such as Si, Sn, Ag, Au, Ni, Co, and Pt can be used as the metal element.
[0030]
At this time, if the metal paste 102 has a film thickness of about 0.3 μm, for example, the submicron nuclei are evenly distributed on the SiO 2 substrate 100 in the subsequent baking step, which is particularly preferable. On the other hand, if the film thickness is 0.25 μm or less, crystal nuclei are not generated in the firing step, and if the film thickness is 0.5 μm or more, the grain size of the crystal nuclei after firing becomes too large, 1 μm or more.
[0031]
Next, as shown in FIG. 1B, the SiO 2 substrate 100 coated with the metal paste 102 is baked in a temperature range of 250 to 400 ° C., for example. That is, at a temperature of 250 ° C. or lower, organic substances in the metal paste 102 do not fly and crystal nuclei are not formed. Further, a temperature of 400 ° C. or higher is not preferable because the generated crystal nucleus is easily peeled off because the adhesion between the generated crystal nucleus and the SiO 2 substrate 100 is poor.
[0032]
Note that the metal paste 102 is preferably fired at a vacuum degree of 10 −5 Pa or higher, because organic substances in the metal paste 102 do not fly and crystal nuclei are not generated at a vacuum degree of 10 −5 Pa or lower.
[0033]
Moreover, it is preferable that the baking time of the metal paste 102 is 45 to 90 minutes. When the time is shorter than 45 minutes, the organic matter in the metal paste 102 does not fly completely and nuclei are not generated. When the time is longer than 90 minutes, the adhesion between the generated crystal nuclei and the SiO 2 substrate 100 is poor. Is not preferred because it tends to peel off.
[0034]
When the metal paste 102 is baked under the above conditions, submicron crystal nuclei are formed on the surface of the SiO 2 substrate 100.
[0035]
Next, as shown in FIG. 1C, a Si thin film 104 is formed on the SiO 2 substrate 100 on which crystal nuclei are formed by, for example, plasma CVD. At this time, the Si thin film 104 grows in a columnar shape starting from the crystal nucleus to form an island, and the Si thin film 104 having a crystallization rate of about 60% to about 95% is formed.
[0036]
Furthermore, an amorphous Si solar cell is fabricated on the Si thin film 104 having a high crystallization rate. As a result, it is possible to obtain higher conversion efficiency than that of the conventional amorphous Si solar cell.
[0037]
In this embodiment, submicron crystal nuclei can be formed on a substrate even at relatively low temperature firing. Therefore, when a Si thin film is formed on the crystal nuclei by, for example, a plasma CVD method, the Si thin film starts at the crystal nuclei, for example. As described above, an island is formed by columnar growth, and a Si thin film having a high crystallization rate can be obtained. As a result, if an amorphous Si solar cell, for example, is fabricated on a Si thin film having a high crystallization rate, high conversion efficiency can be obtained. Furthermore, since an etching process and a laser annealing process are not required, a high-performance Si thin film can be manufactured with a simple manufacturing process. The crystal grain size of the Si thin film can be easily controlled by changing conditions such as the heat treatment time.
[0038]
( Reference Example 1 )
In the embodiment, using a metal paste comprising a metal organic material to form crystal nuclei, although the growth starting point of a high crystallization ratio Si thin film, in the present embodiment, a discontinuous Si crystal film Si thin A method for starting growth will be described.
[0039]
Hereinafter, a method for forming a semiconductor thin film according to this reference example will be described with reference to FIG. FIG. 2 is a cross-sectional process diagram illustrating a method of forming a semiconductor thin film according to this reference example .
[0040]
First, as shown in FIG. 2A, a discontinuous amorphous Si thin film 202 is formed on a SiO2 substrate 200 by a sputtering method, for example, with a film thickness of, for example, 50 to 100 mm. At this time, when the film thickness is 50 mm or less, it is difficult to control the island density at the time of film formation, and when the film thickness is 100 mm or more, it becomes a continuous film.
[0041]
Next, as shown in FIG. 2B, the SiO 2 substrate 200 on which the discontinuous amorphous Si thin film 202 is formed is heat-treated at a temperature of, for example, 1,000 to 1,200 ° C. 204 is formed. As shown in FIG. 3, the discontinuous crystalline Si thin film 204 is in a state where crystals having a diameter of several tens to several hundreds of nanometers exist in amorphous Si.
[0042]
At this time, the amorphous Si thin film 202 is not crystallized at a temperature of 1,000 ° C. or lower, and a temperature of 1,200 ° C. or higher is not preferable from the viewpoint of furnace temperature limit, energy consumption, and high cost. The heat treatment of the amorphous Si thin film 202 is preferably performed in an inert gas or reducing gas atmosphere. In an oxidizing gas atmosphere, the amorphous Si thin film 202 is oxidized and becomes a SiO 2 film, which is not preferable.
[0043]
Next, as shown in FIG. 2C, an Si thin film 206 is formed on the SiO 2 substrate 200 on which the discontinuous crystalline Si thin film 204 is formed, for example, by a plasma CVD method. At this time, the Si thin film 206 is grown in a columnar shape starting from the discontinuous crystalline Si thin film 204 to form islands, and the Si thin film 206 having a crystallization rate of about 60% to about 95% is formed.
[0044]
Further, an amorphous Si solar cell is fabricated on the Si thin film 206 having a high crystallization rate. As a result, it is possible to obtain higher conversion efficiency than that of the conventional amorphous Si solar cell.
[0045]
In the invention described in this section, a discontinuous crystalline Si thin film is formed on the substrate by a predetermined heat treatment. When a Si thin film is formed on the substrate by, for example, plasma CVD, the Si thin film becomes crystalline Si. Since the island is formed by columnar growth starting from the thin film, a Si thin film having a high crystallization rate can be formed. As a result, when an amorphous Si solar cell is manufactured, high conversion efficiency can be obtained. As a result, if an amorphous Si solar cell, for example, is fabricated on a Si thin film having a high crystallization rate, high conversion efficiency can be obtained. In addition, since no elements other than Si, H, and Ar are used, there is very little contamination of impurities. Furthermore, since an etching process and a laser annealing process are not required, a high-performance Si thin film can be manufactured with a simple manufacturing process. The crystal grain size of the Si thin film can be easily controlled by changing conditions such as the heat treatment time.
[0046]
( Reference Example 2 )
In this embodiment, a configuration in which metal nuclei are formed on a substrate in order to obtain a growth starting point for obtaining a Si thin film having a high crystallization rate will be described. Hereinafter, a method for forming a semiconductor thin film according to this reference example will be described with reference to FIG. FIG. 4 is a cross-sectional process diagram illustrating a method for forming a semiconductor thin film according to the present reference example .
[0047]
First, as shown in FIG. 4A, a discontinuous metal film 302 of 50 to 100 mm is formed on, for example, a SiO 2 substrate 300 by, eg, sputtering. At this time, if the film thickness is 50 mm or less, it is difficult to control the island density at the time of forming the Si film. The metal element used at this time is not limited as long as it is a metal that does not adversely affect subsequent processes.
[0048]
Next, as shown in FIG. 4B, a Si thin film 304 is formed on the SiO 2 substrate 300 on which the metal cores 302 are formed, for example, by plasma CVD. At this time, the Si thin film 304 grows in a columnar shape starting from the metal nucleus 302 to form islands, and the Si thin film 304 with a crystallization rate of about 60% to about 95% is formed.
[0049]
Furthermore, an amorphous Si solar cell is fabricated on a high crystallization rate Si thin film. As a result, it is possible to obtain higher conversion efficiency than that of the conventional amorphous Si solar cell.
[0050]
The preferred embodiment and the reference example according to the present invention have been described above, but the present invention is not limited to such a configuration. A person skilled in the art can envision various modifications and changes within the scope of the technical idea described in the claims. The modifications and changes are also within the technical scope of the present invention. It is understood that it is included in
[0051]
The preferred embodiment according to the present invention has been described above, but the present invention is not limited to such a configuration. A person skilled in the art can envision various modifications and changes within the scope of the technical idea described in the claims. The modifications and changes are also within the technical scope of the present invention. It is understood that it is included in
[0052]
【Example】
Since the semiconductor thin film (Si thin film) is formed based on the above embodiment, a specific description will be given based on a comparative example.
[0053]
First, on a 7059 glass substrate, a metal paste having a composition of In, Sn organic matter (MO) 10 wt%, thickener 2.3 wt%, organic solvent 87.3% and viscosity of 23,000 cps Using a printing press, the coating was performed under the conditions of clearance: 0.9 mm, printing pressure: 1.75 Kg / f, squeegee angle: 70 degrees, squeegee speed: 80 mm / second, and coating thickness after coating and drying: 0.3 μm. .
[0054]
Next, the metal paste coated substrate was fired under firing conditions: firing temperature: 370 ° C., atmosphere: vacuum degree 10 −5 Pa, firing time: 60 minutes. After firing, it was confirmed that the submicron crystal nuclei were uniformly distributed on the substrate.
[0055]
Next, the substrate temperature is 330 ° C., the discharge power is 33.5 mW / cm2, the source gas dilution ratio is 1/40, the source gas is SiH4, the diluent gas is H2, and the discharge gas pressure is 0.1 Torr. A Si thin film was formed on the baked substrate by plasma CVD. It was confirmed that the Si thin film grew columnarly.
[0056]
As described above, the crystallization rate of the Si thin film formed by the plasma CVD method was 90%. In addition, an amorphous Si solar cell was fabricated using the Si thin film having a high crystallization rate according to this example, and the conversion efficiency of the solar cell was measured under the condition of air mass 1.5 by a solar simulator. As a result, the conversion efficiency of the amorphous Si solar cell was 10%.
[0057]
( Reference Example 3 )
First, a film is formed on a 7059 glass substrate by a sputtering method under a film formation temperature of 150 ° C., a discharge power of 10 mA * 40 kV, a discharge gas pressure of 10 −3 Pa, and a target of Cu (4N). did. As a result of surface observation, a Cu island was formed as shown in FIG. FIG. 5 is an SEM photograph of the Cu island photographed at a magnification of 10,000.
[0058]
Next, the substrate on which the Cu island is formed is formed under the following film forming conditions: substrate temperature: 330 ° C., discharge power: 33.5 mW / cm2, source gas dilution ratio: 1/40, discharge gas pressure: 0.1 Torr. A Si thin film was formed by plasma CVD.
[0059]
As described above, the crystallization rate of the Si thin film formed by the plasma CVD method was 90%. In addition, an amorphous Si solar cell was fabricated using the Si thin film having a high crystallization rate according to this example, and the conversion efficiency of the solar cell was measured under the condition of air mass 1.5 by a solar simulator. As a result, the conversion efficiency of the amorphous Si solar cell was 10%.
[0060]
(Comparative Example 1)
First, on a 7059 glass substrate, a substrate temperature: 330 ° C., discharge power: 33.5 mW / cm2, source gas dilution ratio: 1/40, discharge gas pressure: 0.1 Torr by a plasma CVD method under film formation conditions, A Si thin film was formed. As a result of measuring the crystallization rate of the deposited Si thin film, the crystallization rate was 40%. Moreover, using this Si thin film, an amorphous Si solar cell was produced, and the conversion efficiency of the solar cell was measured with a solar simulator under the condition of air mass 1.5. As a result, the conversion efficiency of the amorphous Si solar cell was 7%.
[0061]
As shown above, the conversion efficiency of the amorphous Si solar cell obtained in the example is about 1.4 times higher than that of the conventional amorphous Si solar cell shown in the conventional example. I was able to.
[0062]
【The invention's effect】
Since a film having various nuclei can be formed on the substrate, if a Si thin film is formed thereon, islands are formed by growing various nuclei as growth starting points, thereby obtaining a Si film having a high crystallization rate. be able to. As a result, high conversion efficiency can be obtained when an amorphous Si solar cell is manufactured using a Si thin film having a high crystallization rate.
[Brief description of the drawings]
1 is a cross-sectional process drawing illustrating a method of forming a semiconductor thin film according to the present embodiment.
2 is a cross-sectional process diagram illustrating a method of forming a semiconductor thin film according to Reference Example 1. FIG.
3 is a schematic diagram showing a crystal image of a discontinuous crystalline Si thin film according to Reference Example 1. FIG.
4 is a cross-sectional process diagram illustrating a method of forming a semiconductor thin film according to Reference Example 2. FIG.
FIG. 5 is a SEM photograph of the Cu island formed in Reference Example 3 taken at a magnification of 10,000.

Claims (4)

基板上にSi薄膜を形成する半導体薄膜の形成方法であって,
前記基板上に,In,Snを含有する金属有機物からなる金属ペーストを,塗布厚さが0.25μmより厚く0.5μm未満である厚さで塗布する工程と,
前記金属ペーストを塗布した基板を,所定温度,所定時間で焼成して結晶核を形成する工程と,
前記結晶核を形成した基板上に,前記Si薄膜を成膜する工程と,
を有することを特徴とする半導体薄膜の形成方法。
A method for forming a semiconductor thin film on which a Si thin film is formed on a substrate,
Applying a metal paste made of a metal organic material containing In and Sn on the substrate in a thickness of more than 0.25 μm and less than 0.5 μm;
Firing the substrate coated with the metal paste at a predetermined temperature for a predetermined time to form crystal nuclei;
Depositing the Si thin film on the substrate on which the crystal nuclei are formed;
A method for forming a semiconductor thin film, comprising:
前記焼成温度は,250〜400℃の温度範囲にあることを特徴とする請求項1に記載の半導体薄膜の形成方法。The method for forming a semiconductor thin film according to claim 1, wherein the baking temperature is in a temperature range of 250 to 400 ° C. 前記焼成時間は,45〜90分の時間範囲にあることを特徴とする請求項1または2に記載の半導体薄膜の形成方法。3. The method for forming a semiconductor thin film according to claim 1, wherein the baking time is in a time range of 45 to 90 minutes. 前記焼成は,10−5Pa以下の真空度でおこなわれることを特徴とする請求項1,2あるいは3項のうちいずれか1項に記載の半導体薄膜の形成方法。4. The method for forming a semiconductor thin film according to claim 1, wherein the baking is performed at a vacuum degree of 10 −5 Pa or less. 5 .
JP2000122377A 2000-04-18 2000-04-18 Semiconductor thin film and method of forming the same, amorphous Si solar cell using semiconductor thin film Expired - Fee Related JP4243002B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000122377A JP4243002B2 (en) 2000-04-18 2000-04-18 Semiconductor thin film and method of forming the same, amorphous Si solar cell using semiconductor thin film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000122377A JP4243002B2 (en) 2000-04-18 2000-04-18 Semiconductor thin film and method of forming the same, amorphous Si solar cell using semiconductor thin film

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2008205045A Division JP2008285765A (en) 2008-08-08 2008-08-08 SEMICONDUCTOR THIN FILM, METHOD FOR FORMING THE SAME, AND AMORPHOUS Si SOLAR BATTERY USING THE SEMICONDUCTOR THIN FILM

Publications (2)

Publication Number Publication Date
JP2001308359A JP2001308359A (en) 2001-11-02
JP4243002B2 true JP4243002B2 (en) 2009-03-25

Family

ID=18632860

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000122377A Expired - Fee Related JP4243002B2 (en) 2000-04-18 2000-04-18 Semiconductor thin film and method of forming the same, amorphous Si solar cell using semiconductor thin film

Country Status (1)

Country Link
JP (1) JP4243002B2 (en)

Also Published As

Publication number Publication date
JP2001308359A (en) 2001-11-02

Similar Documents

Publication Publication Date Title
KR100473996B1 (en) Cystallization method of amorphous silicon
JPS6012306B2 (en) How to coat ceramic with silicone
JP2023549305A (en) Perovskite layer, method for producing perovskite layer, solar cell with perovskite layer, and solar cell module with perovskite layer
CN101740358A (en) Method for preparing P type poly-silicon thin film on glass substrate
WO1998000856A1 (en) Varible temperature semiconductor film deposition
JP4243002B2 (en) Semiconductor thin film and method of forming the same, amorphous Si solar cell using semiconductor thin film
JP2008285765A (en) SEMICONDUCTOR THIN FILM, METHOD FOR FORMING THE SAME, AND AMORPHOUS Si SOLAR BATTERY USING THE SEMICONDUCTOR THIN FILM
JP3212159B2 (en) Manufacturing method of crystalline thin film
JP2708559B2 (en) Method for forming crystalline semiconductor film
CN117712467A (en) Polycrystalline solid electrolyte film, preparation method and application
JPH05335216A (en) X-ray mask and manufacturing method thereof
CN116334554A (en) Production process of a platinum resistance temperature sensor chip
JP3229749B2 (en) Method for manufacturing polycrystalline semiconductor thin film and photovoltaic device
JPH01110776A (en) Manufacture of semiconductor polycrystalline thin film
JPH09181344A (en) Polycrystalline si thin film solar battery and manufacture of the same
CN119465081B (en) Film deposition method
JPH1154433A (en) Method of forming silicon film
JP2752164B2 (en) Method for manufacturing polycrystalline silicon film
JP3112578B2 (en) Manufacturing method of crystalline thin film
JP2690796B2 (en) Selective formation method of vapor phase synthetic diamond thin film
JPH06107489A (en) Production of crystalline thin film
JPH104203A (en) Polycrystalline silicon thin film solar battery and manufacture thereof
JPH04232251A (en) Formation of lanthanum aluminate thin film
JPH08109012A (en) Method for manufacturing polycrystalline silicon plate
JPH10284744A (en) Compound semiconductor solar cell, and manufacture

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050209

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080610

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080610

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080808

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080909

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081105

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20081209

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20081226

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120109

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120109

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130109

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130109

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140109

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees