Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4281124B2 - Peak detector - Google Patents
[go: Go Back, main page]

JP4281124B2 - Peak detector - Google Patents

Peak detector Download PDF

Info

Publication number
JP4281124B2
JP4281124B2 JP21091798A JP21091798A JP4281124B2 JP 4281124 B2 JP4281124 B2 JP 4281124B2 JP 21091798 A JP21091798 A JP 21091798A JP 21091798 A JP21091798 A JP 21091798A JP 4281124 B2 JP4281124 B2 JP 4281124B2
Authority
JP
Japan
Prior art keywords
operational amplifier
peak
peak detector
resistor
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP21091798A
Other languages
Japanese (ja)
Other versions
JP2000046876A (en
Inventor
一夫 栗原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP21091798A priority Critical patent/JP4281124B2/en
Publication of JP2000046876A publication Critical patent/JP2000046876A/en
Application granted granted Critical
Publication of JP4281124B2 publication Critical patent/JP4281124B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Measuring Magnetic Variables (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Geophysics And Detection Of Objects (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、各種センサの検出手段等に用いられるピーク検波器に関し、特に簡単な構造で低価格化を図った新規なピーク検波器に関するものである。
【0002】
【従来の技術】
従来より、各種センサの検出手段としてピーク検波器が広く使用されている。例えば、フラックスゲートセンサを用いた磁気探知装置にオペアンプを使用したピーク検波器が使用されている。
フラックスゲート・センサを用いた磁気探知装置は、図3に示すように、微弱磁界の中でもヒステリシス曲線がシフトする特殊な高透磁率材料からなる環状の磁気コア10に、励磁用コイル20及び検出用コイル30を巻回した構成のものである。
この磁気探知装置で外部磁界を検出するには、環状の磁気コア10を過飽和状態に励磁するような交流電流を励磁用コイル20に流す。
ここで、外部磁界が磁気コア10に作用しなければ、検出用コイル30の左右のコイル30A、30Bからの出力は同じ出力波形となる。そして、左右のコイル30A、30Bは逆相に接続されているので、各々の出力は互いに打ち消し合い、検出用コイル30全体からは何も出力されない。
【0003】
一方、例えば、励磁用コイル20によって右回りの磁束Bが磁気コア10内に発生しているときに、NからS方向に外部磁界Heを加えると、外部磁界Heがバイアス磁界として作用するため、磁気コア10の右側は早く飽和し、左側は逆に遅れて飽和する。
このため、検出用コイル30の左右のコイル30A、30Bは逆相に接続されているので、各々の出力の差分の電圧が外部磁界Heの大きさに応じて出力される。
そして、このようなセンサに用いられる検出回路は、磁気コア10内に発生する磁束Bが右回りのときに検出用コイル30に発生する出力のピーク電圧値と、磁東Bが左回りのときに検出用コイル30に発生する出力のピーク電圧値とを検出し、それらのピーク電圧値を差動増幅することによって検出を行うものである。
【0004】
図2は、このようなピーク検波器を用いた検出回路の従来例を示す回路図である。
この検出回路は、それぞれオペアンプを使用して構成した一般的なピーク検波部40A、40Bと差動増幅部50とで構成される。
そして、ピーク検波部40Aは、交流信号を入力する第1のオペアンプ42Aと、この第1のオペアンプ42Aからの出力信号のピーク検波を行う第1のピーク検波回路44Aと、この第1のピーク検波回路44Aからのピーク検出値を差動増幅部50に出力する第2のオペアンプ46Aとを有する。
【0005】
また、ピーク検波部40Bは、交流信号を入力する第3のオペアンプ42Bと、この第3のオペアンプ42Bからの出力信号のピーク検波を行う第2のピーク検波回路44Bと、この第2のピーク検波回路44Bからのピーク検出値を差動増幅部50に出力する第4のオペアンプ46Bとを有する。
また、差動増幅部50は、ピーク検波部40A、40Bの各オペアンプ46A、46Bからの出力電圧の差分を検出し、検出信号を出力する第5のオペアンプ52を有する。
【0006】
【発明が解決しようとする課題】
しかしながら、上述した従来のピーク検波器では、5つのオペアンプ42A、42B、46A、46B、52を使用して構成されるため、低価格化が困難であるという問題があった。
【0007】
そこで本発明の目的は、使用するオペアンプの数を減らすことができ、低価格化が容易なピーク検波器を提供することにある。
【0008】
【課題を解決するための手段】
本発明は前記目的を達成するため、第1の入力信号を検波する第1のピーク検波部と、第2の入力信号を検波する第2のピーク検波部と、前記第1のピーク検波部が検波した検波信号と前記第2のピーク検波部が検波した検波信号との差分を検出信号として出力する差分検出部とを備えたピーク検波器であって、前記第2のピーク検波部の出力段に設けられた第2のオペアンプとによって前記差分検出部が構成され、前記第1のピーク検波部は、第1のオペアンプと、第1のピーク検波回路と、第2のオペアンプとを有し、前記第1のオペアンプの出力部が前記第1のピーク検波回路の入力部に接続され、前記第1のピーク検波回路の出力部が前記第2のオペアンプの正入力部に接続され、前記第2のオペアンプの出力部が第1の抵抗を通して第1のオペアンプと第2のオペアンプの負入力部に接続され、前記第2のピーク検波部は、第3のオペアンプと、第2のピーク検波回路と、第4のオペアンプとを有し、前記第3のオペアンプの出力部が前記第2のピーク検波回路の入力部に接続され、前記第2のピーク検波回路の出力部が第4のオペアンプの正入力部に接続され、前記第4のオペアンプの出力部が第3の抵抗を通して第3のオペアンプと第4のオペアンプの負入力部と第4の抵抗の一方の端子に接続され、前記第4の抵抗の他方の端子は基準電位に接続され、さらに前記差分検出部では、前記第2のピーク検波部の第4のオペアンプの出力部が第2の抵抗を通して前記第1のピーク検波部の第1のオペアンプと第2のオペアンプの負入力部に接続され、前記第1のオペアンプと前記第3のオペアンプの正入力部に入力された信号の各ピーク電圧値を検出し、前記各ピーク電圧値を差動増幅した信号を前記第2のオペアンプより出力するようにしたことを特徴とする。
【0009】
具体的には、前記第1のピーク検波部は、第1のオペアンプと第1のピーク検波回路と第2のオペアンプとを有し、前記第1のオペアンプの出力端子が前記第1のピーク検波回路の入力端子に接続され、前記第1のピーク検波回路の出力端子が前記第2のオペアンプの正入力端子に接続され、前記第2のオペアンプの出力端子が第1の抵抗を通して第1のオペアンプと第2のオペアンプの負入力端子に接続されるように構成する。
【0010】
また、前記第2のピーク検波部は、第3のオペアンプと第2のピーク検波回路と第4のオペアンプとを有し、前記第3のオペアンプの出力端子が前記第2のピーク検波回路の入力端子に接続され、前記第2のピーク検波回路の出力端子が第4のオペアンプの正入力端子に接続され、前記第4のオペアンプの出力端子が第3の抵抗を通して第3のオペアンプと第4のオペアンプの負入力端子と第4の抵抗の一方の端子に接続され、前記第4の抵抗の他方の端子は基準電位に接続されるように構成する。
さらに前記差動増幅部では、前記第2のピーク検波部の第4のオペアンプの出力端子が第2の抵抗を通して前記第1のピーク検波部の第1のオペアンプと第2のオペアンプの負入力端子に接続されるように構成する。
【0011】
これにより、前記第1のオペアンプと前記第3のオペアンプの正入力端子に入力された信号の各ピーク電圧値を検出し、各ピーク電圧値を差動増幅した信号を前記第2のオペアンプより出力するようにして、ピーク検波部と差動増幅部とを一体型にすることによって、オペアンプを4個で構成することができ、従来に比してオペアンプの数を1つ減少できる。
【0012】
【発明の実施の形態】
以下、本発明によるピーク検波器の実施の形態について説明する。なお、本発明は、以下の例に限定されるものではなく、本発明の要旨を逸脱しない範囲で変更が可能であることは言うまでもない。
図1は、本発明によるピーク検波器の構成例を示す回路図である。
このピーク検波器は、第1の入力信号Vi1を検波する第1のピーク検波部と、第2の入力信号Vi2を検波する第2のピーク検波部と、各ピーク検波部による各検波信号の差分に基づいて検出信号を出力する差動増幅部とを有し、各ピーク検波部と差動増幅部とを一体化して構成したものである。
【0013】
図1において、第1のピーク検波部は、第1のオペアンプ60A、第1のピーク検波回路70A、第2のオペアンプ60B、及び第1の抵抗80Aにより構成されている。
同様に、第2のピーク検波部は、第3のオペアンプ60C、第2のピーク検波回路70B、第4のオペアンプ60D、及び第3の抵抗80Cにより構成されている。
また、差動増幅部は、第2のオペアンプ60B、第4のオペアンプ60D、及び第1〜第4の抵抗80A、80B、80C、80Dにより構成されている。
【0014】
第1のピーク検波部において、第1のオペアンプ60Aの出力端子が第1のピーク検波回路70Aの入力端子に接続され、この第1のピーク検波回路70Aの出力端子が第2のオペアンプ60Bの正入力端子に接続され、この第2のオペアンプ60Bの出力端子が第1の抵抗80Aを通して第1のオペアンプ60Aと第2のオペアンプ60Bの負入力端子に接続されている。
また、第2のピーク検波部において、第3のオペアンプ60Cの出力端子が第2のピーク検波回路70Bの入力端子に接続され、この第2のピーク検波回路70Bの出力端子が第4のオペアンプ60Dの正入力端子に接続され、この第4のオペアンプ60Dの出力端子が第3の抵抗80Cを通して第3のオペアンプ60Cと第4のオペアンプ60Dの負入力端子と第4の抵抗80Dに接続され、この第4の抵抗80Dの他方の端子が基準電源90に接続されている。
【0015】
また、差動増幅部において、第2のピーク検波部の第4のオペアンプ60Dの出力端子が第2の抵抗80Bを通して第1のピーク検波部の第1のオペアンプ60Aと第2のオペアンプ60Bの負入力端子に接続されている。
このようなピーク検波器の入力端子は、第1のオペアンプ60Aと第3のオペアンプ60Cの正入力端子である。
すなわち、第1のオペアンプ60Aの正入力端子に交流信号Vi1を加え、第3のオペアンプ60Cの正入力端子に交流信号Vi2を加えると、第1のピーク検波回路70Aでは、交流信号Vi1のピーク値を検出して電圧値Vp1を出力端子し、第2のピーク検波回路70Bでは、交流信号Vi2のピーク値を検出して電圧値Vp2を出力する。
一方、このピーク検波器の出力端子は、第2のオペアンプ60Bの出力端子である。この端子からピーク電圧値Vp1、Vp2を差動増幅した信号Voが出力端子される。
【0016】
次に、ピーク検波回路70Aの動作原理について説明する。
図1に示すように、ピーク検波回路70Aは、ダイオード(スイッチング手段S)70AA、抵抗(放電手段)70AB、及びコンデンサ(充電手段)70ACによって構成されている。
交流信号Vi1がピーク値になったときに、ダイオード70AAを通してコンデンサ70ACが充電されて、ピーク電圧値Vp1が保持される。
次に、交流信号Vi1がピーク値より低いときには、コンデンサ70ACに保持された電圧によりダイオード70AAがオフとなり、コンデンサ70ACの電荷は抵抗70ABを通して大きな時定数で放電される。
ここで、ピーク検波回路70Aで検出した電圧値Vp1と交流信号Vi1のピーク値とが一致するのは、オペアンプ60Aとピーク検波回路70Aとオペアンプ60Bと抵抗80Aによる負帰還ループが構成されているためである。
したがって、オペアンプ60Aとオペアンプ60Bの負入力端子は電圧値Vp1となる。
【0017】
また、ピーク検波回路70B(ダイオード70BA、抵抗70BB、及びコンデンサ70BC)の動作原理も同様であり、オペアンプ60Cとオペアンプ60Dの負入力端子は電圧値Vp2となる。
そして、これらのピーク電圧値Vp1、Vp2の差動増幅は、オペアンプ60B、オペアンプ60D、及び抵抗80A、80B、80C、80Dによって行われる。
ここで、抵抗80Aと抵抗80Dの値をRoとし、抵抗80Bと抵抗80Cの値をRiとし、基準電源9の値をVrとすると、ピーク検波器の出力信号Voは、次の式(1)のように表される。
Vo=(Ro/Ri+1)(Vp1−Vp2)+Vr …… (1)
上述のように、このピーク検波器の出力端子は第2のオペアンプ60Bの出力端子であり、この出力端子からピーク電圧値Vp1、Vp2を差動増幅した信号Voが出力される。
【0018】
したがって、本例のピーク検波器によれば、ピーク検波部と差動増幅部とを一体化することにより、オペアンプを4つで構成でき、上述した従来のピーク検波器に比してオペアンプを1つ減らすことができ、ピーク検波器の低価格化を図ることができる。
なお、上述の例では、ピーク検波回路70Aは、ダイオード70AAと抵抗70ABとコンデンサ70ACによって構成したが、抵抗70ABの代わりに電流源によりコンデンサ70ACの電荷を放電するようにしてもよい。また、ダイオード70AAをトランジスタで代用できることは言うまでもない。
また、本例のピーク検波器は、上述したフラックスゲートセンサを用いた磁気探知装置に限らず、各種の検出装置に広く応用し得るものである。
【0019】
以上説明したように本発明のピーク検波器では、第1の入力信号を検波する第1のピーク検波部と、第2の入力信号を検波する第2のピーク検波部と、各ピーク検波部による各検波信号の差分に基づいて検出信号を出力する差分検出部とを有するピーク検波器において、第1のピーク検波部の出力段に設けられたオペアンプと第2のピーク検波部の出力段に設けられたオペアンプとによって差分検出部を構成した。したがって、ピーク検波部と差分検出部とを一体化することにより、オペアンプの数を減らすことができ、ピーク検波器の低価格化を図ることができる。
【図面の簡単な説明】
【図1】本発明によるピーク検波器の構成例を示す回路図である。
【図2】従来のピーク検波器の構成例を示す回路図である。
【図3】従来のピーク検波器を用いた磁気探知装置の磁気回路の構成例を示す正面図である。
【符号の説明】
60A、60B、60C、60D……オペアンプ、70A、70B……第1のピーク検波回路、70AB、70BB、80A、80B、80C、80D……抵抗、70AA、70BA……ダイオード、70AC、70BC……コンデンサ、90……基準電源。
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a peak detector used for detection means of various sensors, and more particularly to a novel peak detector that is simple in structure and reduced in price.
[0002]
[Prior art]
Conventionally, peak detectors have been widely used as detection means for various sensors. For example, a peak detector using an operational amplifier is used in a magnetic detector using a fluxgate sensor.
As shown in FIG. 3, a magnetic detector using a fluxgate sensor has an annular magnetic core 10 made of a special high permeability material whose hysteresis curve shifts even in a weak magnetic field, an excitation coil 20 and a detection coil. The coil 30 is wound around.
In order to detect an external magnetic field with this magnetic detector, an alternating current that excites the annular magnetic core 10 into a supersaturated state is passed through the exciting coil 20.
Here, if the external magnetic field does not act on the magnetic core 10, the outputs from the left and right coils 30A and 30B of the detection coil 30 have the same output waveform. Since the left and right coils 30A and 30B are connected in opposite phases, their outputs cancel each other, and nothing is output from the entire detection coil 30.
[0003]
On the other hand, for example, when an external magnetic field He is applied in the S direction from N when the clockwise magnetic flux B is generated in the magnetic core 10 by the exciting coil 20, the external magnetic field He acts as a bias magnetic field. The right side of the magnetic core 10 is saturated early, and the left side is saturated later.
For this reason, since the left and right coils 30A and 30B of the detection coil 30 are connected in opposite phases, a difference voltage between the respective outputs is output according to the magnitude of the external magnetic field He.
The detection circuit used for such a sensor has a peak voltage value of the output generated in the detection coil 30 when the magnetic flux B generated in the magnetic core 10 is clockwise, and when the magnetic east B is counterclockwise. The detection is performed by detecting the peak voltage value of the output generated in the detection coil 30 and differentially amplifying the peak voltage value.
[0004]
FIG. 2 is a circuit diagram showing a conventional example of a detection circuit using such a peak detector.
The detection circuit includes general peak detection units 40A and 40B and a differential amplification unit 50, each of which is configured using an operational amplifier.
The peak detection unit 40A includes a first operational amplifier 42A that receives an AC signal, a first peak detection circuit 44A that performs peak detection of an output signal from the first operational amplifier 42A, and the first peak detection. And a second operational amplifier 46A that outputs the peak detection value from the circuit 44A to the differential amplifier 50.
[0005]
The peak detection unit 40B includes a third operational amplifier 42B that receives an AC signal, a second peak detection circuit 44B that performs peak detection of an output signal from the third operational amplifier 42B, and the second peak detection. A fourth operational amplifier 46B that outputs the peak detection value from the circuit 44B to the differential amplifier 50;
The differential amplifying unit 50 includes a fifth operational amplifier 52 that detects a difference between output voltages from the operational amplifiers 46A and 46B of the peak detection units 40A and 40B and outputs a detection signal.
[0006]
[Problems to be solved by the invention]
However, since the above-described conventional peak detector is configured using the five operational amplifiers 42A, 42B, 46A, 46B, and 52, there is a problem that it is difficult to reduce the price.
[0007]
Accordingly, an object of the present invention is to provide a peak detector that can reduce the number of operational amplifiers to be used and can be easily reduced in price.
[0008]
[Means for Solving the Problems]
In order to achieve the above object, the present invention provides a first peak detection unit for detecting a first input signal, a second peak detection unit for detecting a second input signal, and the first peak detection unit. A peak detector comprising a difference detection unit that outputs a difference between a detection signal detected and a detection signal detected by the second peak detection unit as a detection signal, and an output stage of the second peak detection unit The difference detection unit is configured by a second operational amplifier provided in the first operational amplifier, and the first peak detection unit includes a first operational amplifier, a first peak detection circuit, and a second operational amplifier. The output section of the first operational amplifier is connected to the input section of the first peak detection circuit, the output section of the first peak detection circuit is connected to the positive input section of the second operational amplifier, and the second operational amplifier The output of the op amp through the first resistor The second operational amplifier is connected to the negative input section of the first operational amplifier and the second operational amplifier, and the second peak detection section includes a third operational amplifier, a second peak detection circuit, and a fourth operational amplifier, An output section of a third operational amplifier is connected to an input section of the second peak detection circuit, an output section of the second peak detection circuit is connected to a positive input section of a fourth operational amplifier, and the fourth operational amplifier Is connected to the negative input of the third operational amplifier, the fourth operational amplifier, and one terminal of the fourth resistor through the third resistor, and the other terminal of the fourth resistor is connected to the reference potential. Further, in the difference detection unit, the output unit of the fourth operational amplifier of the second peak detection unit passes through the second resistor and the first operational amplifier of the first peak detection unit and the negative input unit of the second operational amplifier. Connected to the first pair Detects each peak voltage value of the input signal to the positive input of flop and said third operational amplifier, in that the signal of each peak voltage value and the differential amplifier and to output from the second operational amplifier Features.
[0009]
Specifically, the first peak detection unit includes a first operational amplifier, a first peak detection circuit, and a second operational amplifier, and an output terminal of the first operational amplifier is the first peak detection. Connected to the input terminal of the circuit, the output terminal of the first peak detection circuit is connected to the positive input terminal of the second operational amplifier, and the output terminal of the second operational amplifier is connected to the first operational amplifier through the first resistor. And connected to the negative input terminal of the second operational amplifier.
[0010]
The second peak detection unit includes a third operational amplifier, a second peak detection circuit, and a fourth operational amplifier, and an output terminal of the third operational amplifier is an input of the second peak detection circuit. The output terminal of the second operational amplifier is connected to the positive input terminal of the fourth operational amplifier, and the output terminal of the fourth operational amplifier is connected to the third operational amplifier and the fourth through the third resistor. The operational amplifier is connected to a negative input terminal and one terminal of a fourth resistor, and the other terminal of the fourth resistor is connected to a reference potential.
Further, in the differential amplifier section, the output terminal of the fourth operational amplifier of the second peak detection section is connected to the first operational amplifier of the first peak detection section and the negative input terminal of the second operational amplifier through a second resistor. To be connected to.
[0011]
As a result, each peak voltage value of the signals input to the positive input terminals of the first operational amplifier and the third operational amplifier is detected, and a signal obtained by differentially amplifying each peak voltage value is output from the second operational amplifier. Thus, by integrating the peak detection unit and the differential amplification unit, four operational amplifiers can be formed, and the number of operational amplifiers can be reduced by one as compared with the conventional one.
[0012]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, embodiments of a peak detector according to the present invention will be described. Needless to say, the present invention is not limited to the following examples, and modifications can be made without departing from the scope of the present invention.
FIG. 1 is a circuit diagram showing a configuration example of a peak detector according to the present invention.
The peak detector includes a first peak detection unit that detects the first input signal Vi1, a second peak detection unit that detects the second input signal Vi2, and a difference between the detection signals by the peak detection units. And a differential amplifying unit that outputs a detection signal based on the above, and each peak detection unit and the differential amplifying unit are integrated.
[0013]
In FIG. 1, the first peak detection unit includes a first operational amplifier 60A, a first peak detection circuit 70A, a second operational amplifier 60B, and a first resistor 80A.
Similarly, the second peak detection unit includes a third operational amplifier 60C, a second peak detection circuit 70B, a fourth operational amplifier 60D, and a third resistor 80C.
The differential amplifier section includes a second operational amplifier 60B, a fourth operational amplifier 60D, and first to fourth resistors 80A, 80B, 80C, and 80D.
[0014]
In the first peak detection unit, the output terminal of the first operational amplifier 60A is connected to the input terminal of the first peak detection circuit 70A, and the output terminal of the first peak detection circuit 70A is the positive terminal of the second operational amplifier 60B. The output terminal of the second operational amplifier 60B is connected to the negative input terminals of the first operational amplifier 60A and the second operational amplifier 60B through the first resistor 80A.
In the second peak detection unit, the output terminal of the third operational amplifier 60C is connected to the input terminal of the second peak detection circuit 70B, and the output terminal of the second peak detection circuit 70B is the fourth operational amplifier 60D. And the output terminal of the fourth operational amplifier 60D is connected to the third operational amplifier 60C, the negative input terminal of the fourth operational amplifier 60D, and the fourth resistor 80D through the third resistor 80C. The other terminal of the fourth resistor 80D is connected to the reference power supply 90.
[0015]
Further, in the differential amplifier, the output terminal of the fourth operational amplifier 60D of the second peak detector is connected to the negative terminal of the first operational amplifier 60A and the second operational amplifier 60B of the first peak detector through the second resistor 80B. Connected to the input terminal.
The input terminals of such a peak detector are the positive input terminals of the first operational amplifier 60A and the third operational amplifier 60C.
That is, when the AC signal Vi1 is applied to the positive input terminal of the first operational amplifier 60A and the AC signal Vi2 is applied to the positive input terminal of the third operational amplifier 60C, the peak value of the AC signal Vi1 is obtained in the first peak detection circuit 70A. Is detected and the voltage value Vp1 is output, and the second peak detection circuit 70B detects the peak value of the AC signal Vi2 and outputs the voltage value Vp2.
On the other hand, the output terminal of this peak detector is the output terminal of the second operational amplifier 60B. A signal Vo obtained by differentially amplifying the peak voltage values Vp1 and Vp2 is output from this terminal.
[0016]
Next, the operation principle of the peak detection circuit 70A will be described.
As shown in FIG. 1, the peak detection circuit 70A includes a diode (switching means S) 70AA, a resistor (discharge means) 70AB, and a capacitor (charging means) 70AC.
When the AC signal Vi1 reaches the peak value, the capacitor 70AC is charged through the diode 70AA, and the peak voltage value Vp1 is maintained.
Next, when the AC signal Vi1 is lower than the peak value, the diode 70AA is turned off by the voltage held in the capacitor 70AC, and the charge of the capacitor 70AC is discharged through the resistor 70AB with a large time constant.
Here, the reason why the voltage value Vp1 detected by the peak detection circuit 70A matches the peak value of the AC signal Vi1 is that a negative feedback loop is constituted by the operational amplifier 60A, the peak detection circuit 70A, the operational amplifier 60B, and the resistor 80A. It is.
Therefore, the negative input terminals of the operational amplifier 60A and the operational amplifier 60B have the voltage value Vp1.
[0017]
The operation principle of the peak detection circuit 70B (the diode 70BA, the resistor 70BB, and the capacitor 70BC) is the same, and the negative input terminals of the operational amplifier 60C and the operational amplifier 60D have the voltage value Vp2.
The differential amplification of these peak voltage values Vp1 and Vp2 is performed by the operational amplifier 60B, the operational amplifier 60D, and the resistors 80A, 80B, 80C, and 80D.
Here, assuming that the values of the resistors 80A and 80D are Ro, the values of the resistors 80B and 80C are Ri, and the value of the reference power supply 9 is Vr, the output signal Vo of the peak detector is expressed by the following equation (1). It is expressed as
Vo = (Ro / Ri + 1) (Vp1-Vp2) + Vr (1)
As described above, the output terminal of the peak detector is the output terminal of the second operational amplifier 60B, and a signal Vo obtained by differentially amplifying the peak voltage values Vp1 and Vp2 is output from the output terminal.
[0018]
Therefore, according to the peak detector of this example, the operational amplifier can be constituted by four by integrating the peak detection unit and the differential amplification unit, and the operational amplifier is 1 in comparison with the above-described conventional peak detector. The cost of the peak detector can be reduced.
In the above-described example, the peak detection circuit 70A is configured by the diode 70AA, the resistor 70AB, and the capacitor 70AC. However, instead of the resistor 70AB, the charge of the capacitor 70AC may be discharged by a current source. It goes without saying that the diode 70AA can be substituted by a transistor.
The peak detector of this example is not limited to the magnetic detection device using the above-described fluxgate sensor, and can be widely applied to various detection devices.
[0019]
As described above, in the peak detector according to the present invention, the first peak detector for detecting the first input signal, the second peak detector for detecting the second input signal, and the peak detectors are used. In a peak detector having a difference detection unit that outputs a detection signal based on a difference between detection signals, an operational amplifier provided in the output stage of the first peak detection unit and an output stage of the second peak detection unit The difference detection unit is configured by the operational amplifier. Therefore, by integrating the peak detector and the difference detector , the number of operational amplifiers can be reduced, and the price of the peak detector can be reduced.
[Brief description of the drawings]
FIG. 1 is a circuit diagram showing a configuration example of a peak detector according to the present invention.
FIG. 2 is a circuit diagram showing a configuration example of a conventional peak detector.
FIG. 3 is a front view showing a configuration example of a magnetic circuit of a magnetic detection device using a conventional peak detector.
[Explanation of symbols]
60A, 60B, 60C, 60D: operational amplifier, 70A, 70B ... first peak detection circuit, 70AB, 70BB, 80A, 80B, 80C, 80D ... resistor, 70AA, 70BA ... diode, 70AC, 70BC ... Capacitor, 90 ... reference power supply.

Claims (8)

第1の入力信号を検波する第1のピーク検波部と、第2の入力信号を検波する第2のピーク検波部と、前記第1のピーク検波部が検波した検波信号と前記第2のピーク検波部が検波した検波信号との差分を検出信号として出力する差分検出部とを備えたピーク検波器であって、
前記第1のピーク検波部は、第1のオペアンプと、第1のピーク検波回路と、第2のオペアンプとを有し、前記第1のオペアンプの出力部が前記第1のピーク検波回路の入力部に接続され、前記第1のピーク検波回路の出力部が前記第2のオペアンプの正入力部に接続され、前記第2のオペアンプの出力部が第1の抵抗を通して第1のオペアンプと第2のオペアンプの負入力部に接続され、
前記第2のピーク検波部は、第3のオペアンプと、第2のピーク検波回路と、第4のオペアンプとを有し、前記第3のオペアンプの出力部が前記第2のピーク検波回路の入力部に接続され、前記第2のピーク検波回路の出力部が第4のオペアンプの正入力部に接続され、前記第4のオペアンプの出力部が第3の抵抗を通して第3のオペアンプと第4のオペアンプの負入力部と第4の抵抗の一方の端子に接続され、前記第4の抵抗の他方の端子は基準電位に接続され、
さらに前記差分検出部では、前記第2のピーク検波部の第4のオペアンプの出力部が第2の抵抗を通して前記第1のピーク検波部の第1のオペアンプと第2のオペアンプの負入力部に接続され、前記第1のオペアンプと前記第3のオペアンプの正入力部に入力された信号の各ピーク電圧値を検出し、前記各ピーク電圧値を差動増幅した信号を前記第2のオペアンプより出力するようにした、
ことを特徴とするピーク検波器。
A first peak detector for detecting a first input signal; a second peak detector for detecting a second input signal; a detection signal detected by the first peak detector; and the second peak. A peak detector including a difference detection unit that outputs a difference from a detection signal detected by the detection unit as a detection signal,
The first peak detection unit includes a first operational amplifier, a first peak detection circuit, and a second operational amplifier, and an output unit of the first operational amplifier is an input of the first peak detection circuit. Is connected to the positive input portion of the second operational amplifier, and the output portion of the second operational amplifier is connected to the first operational amplifier and the second through the first resistor. Connected to the negative input of the op amp
The second peak detection unit includes a third operational amplifier, a second peak detection circuit, and a fourth operational amplifier, and an output unit of the third operational amplifier is an input of the second peak detection circuit. Is connected to the positive input portion of the fourth operational amplifier, and the output portion of the fourth operational amplifier is connected to the third operational amplifier and the fourth through the third resistor. The negative input of the operational amplifier and one terminal of the fourth resistor are connected, the other terminal of the fourth resistor is connected to the reference potential,
Further, in the difference detection unit, the output unit of the fourth operational amplifier of the second peak detection unit passes through the second resistor to the first operational amplifier of the first peak detection unit and the negative input unit of the second operational amplifier. Each peak voltage value of a signal connected to the positive input portion of the first operational amplifier and the third operational amplifier is detected, and a signal obtained by differentially amplifying the peak voltage value is detected by the second operational amplifier. Output,
A peak detector characterized by that.
前記各ピーク検波回路は、前記第1または第3のオペアンプの出力部電圧により充電してピーク電圧値を保持する充電手段と、前記第1または第3のオペアンプと充電手段との間をオン・オフするスイッチング手段と、前記充電手段を放電する放電手段とを有することを特徴とする請求項1記載のピーク検波器。  Each of the peak detection circuits is charged with the output voltage of the first or third operational amplifier to hold a peak voltage value, and between the first or third operational amplifier and the charging means. 2. The peak detector according to claim 1, further comprising switching means for turning off and discharging means for discharging the charging means. 前記充電手段は、コンデンサであることを特徴とする請求項2記載のピーク検波器。  The peak detector according to claim 2, wherein the charging means is a capacitor. 前記スイッチング手段は、ダイオードであることを特徴とする請求項2記載のピーク検波器。  The peak detector according to claim 2, wherein the switching means is a diode. 前記スイッチング手段は、トランジスタであることを特徴とする請求項2記載のピーク検波器。  3. The peak detector according to claim 2, wherein the switching means is a transistor. 前記放電手段は、基準電位に接続された抵抗であることを特徴とする請求項2記載のピーク検波器。  3. The peak detector according to claim 2, wherein the discharging means is a resistor connected to a reference potential. 前記放電手段は、電流源であることを特徴とする請求項2記載のピーク検波器。  The peak detector according to claim 2, wherein the discharging means is a current source. フラックスゲートセンサを用いた磁気探知装置の磁気検出回路を構成することを特徴とする請求項1記載のピーク検波器。  2. The peak detector according to claim 1, comprising a magnetic detection circuit of a magnetic detector using a fluxgate sensor.
JP21091798A 1998-07-27 1998-07-27 Peak detector Expired - Lifetime JP4281124B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21091798A JP4281124B2 (en) 1998-07-27 1998-07-27 Peak detector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21091798A JP4281124B2 (en) 1998-07-27 1998-07-27 Peak detector

Publications (2)

Publication Number Publication Date
JP2000046876A JP2000046876A (en) 2000-02-18
JP4281124B2 true JP4281124B2 (en) 2009-06-17

Family

ID=16597213

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21091798A Expired - Lifetime JP4281124B2 (en) 1998-07-27 1998-07-27 Peak detector

Country Status (1)

Country Link
JP (1) JP4281124B2 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002243818A (en) * 2001-02-14 2002-08-28 Ap One System Co Ltd Terrestrial magnetism sensor
JP2009231643A (en) 2008-03-24 2009-10-08 Casio Comput Co Ltd Optical sensing element, photosensor, and display device
CN106383293B (en) * 2016-10-19 2023-08-29 成都云处方科技有限责任公司 Electrotherapy instrument with output electrode open-short circuit detection function and detection method
CN110780108B (en) * 2019-11-26 2025-02-07 晟合微电子(肇庆)有限公司 A peak detection unit, a detection system and a detection method
CN112881784B (en) * 2019-11-29 2022-09-02 深圳市帝迈生物技术有限公司 Peak detector and blood coagulation analyzer
CN115940977B (en) * 2023-02-22 2023-06-02 上海芯浦科技有限公司 Signal receiver wake-up circuit
CN119582581A (en) * 2024-11-28 2025-03-07 清华大学 DC bias suppression device, method and dual active bridge system for dual active bridge

Also Published As

Publication number Publication date
JP2000046876A (en) 2000-02-18

Similar Documents

Publication Publication Date Title
JP2923307B2 (en) Current sensor
JP3691551B2 (en) Current sensor based on compensation principle
US7570044B2 (en) Signal detecting circuit
JP4245236B2 (en) Current detection circuit
JP5052982B2 (en) Magnetic sensor circuit
US5287059A (en) Saturable core magnetometer with a parallel resonant circuit in which the W3 DC level changes with a change in an external magnetic field
JP4281124B2 (en) Peak detector
US6807871B1 (en) Torque detector
EP0674163B1 (en) Torque detecting apparatus
JP2932332B2 (en) Current sensor
JP3099336B2 (en) Electromagnetic digital current detector
JP3399185B2 (en) Magnetic detection device and magnetic detection method
CN112230035B (en) Current transformer
JP2007033222A (en) Current sensor
US3686581A (en) Electric signal amplifying apparatus
JPH0687073B2 (en) Leakage detector
JP2000193729A (en) Driving circuit for magnetic impedance effect element
JPS5868615A (en) Output circuit of magnetic type rotary encoder
JPH07325114A (en) Voltage detection circuit
JP2001141756A (en) Current sensor
JPH0569631U (en) Capacity type electromagnetic flow meter
JPH07119777B2 (en) Current sensor
JP4220623B2 (en) Magneto-impedance effect element detection circuit
JP2516205B2 (en) Current detector
JP2835093B2 (en) DC current detector

Legal Events

Date Code Title Description
RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20050308

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050315

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070621

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070703

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070903

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20071002

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071203

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20071207

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090120

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090129

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090224

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090309

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120327

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130327

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130327

Year of fee payment: 4

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130327

Year of fee payment: 4

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130327

Year of fee payment: 4

R370 Written measure of declining of transfer procedure

Free format text: JAPANESE INTERMEDIATE CODE: R370

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130327

Year of fee payment: 4

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130327

Year of fee payment: 4

R370 Written measure of declining of transfer procedure

Free format text: JAPANESE INTERMEDIATE CODE: R370

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140327

Year of fee payment: 5

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140327

Year of fee payment: 5

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term