Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4336071B2 - Semiconductor device with excellent heat dissipation - Google Patents
[go: Go Back, main page]

JP4336071B2 - Semiconductor device with excellent heat dissipation - Google Patents

Semiconductor device with excellent heat dissipation Download PDF

Info

Publication number
JP4336071B2
JP4336071B2 JP2001343811A JP2001343811A JP4336071B2 JP 4336071 B2 JP4336071 B2 JP 4336071B2 JP 2001343811 A JP2001343811 A JP 2001343811A JP 2001343811 A JP2001343811 A JP 2001343811A JP 4336071 B2 JP4336071 B2 JP 4336071B2
Authority
JP
Japan
Prior art keywords
semiconductor device
heat dissipation
substrate
intermediate material
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2001343811A
Other languages
Japanese (ja)
Other versions
JP2003152138A (en
Inventor
清輝 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Furukawa Electric Co Ltd
Original Assignee
Furukawa Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Furukawa Electric Co Ltd filed Critical Furukawa Electric Co Ltd
Priority to JP2001343811A priority Critical patent/JP4336071B2/en
Publication of JP2003152138A publication Critical patent/JP2003152138A/en
Application granted granted Critical
Publication of JP4336071B2 publication Critical patent/JP4336071B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Junction Field-Effect Transistors (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Physical Vapour Deposition (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は放熱性に優れた半導体装置に関し、更に詳しくは、放熱性が優れているので大電流駆動が可能であり、電界効果トランジスタ(FET),バイポーラトランジスタ(BJT),ヘテロ接合バイポーラトランジスタ(HBT),サイリスタ,絶縁ゲートバイポーラトランジスタ(IGBT),ゲートターンオフトランジスタ(GTO),ショットキーダイオード,p(i)n接合ダイオードなどに適用可能な構造を備えた半導体装置に関する。
【0002】
【従来の技術】
GaN,InGaN,AlInGaNなどのGaN系半導体材料は、例えばGaAs系の材料に比べてそのバンドギャップエネルギが大きく、しかも耐熱度が高く高温動作が優れており、また高周波動作も優れているので、この材料を用いて、GaN系FETの開発研究が進められている。
【0003】
例えば次のようにしてGaN系のFET構造が形成されている。まず、サファイアから成る結晶成長用基板の上に、有機金属化学気相成長法(MOCVD法)やガスソース分子線エピタキシャル成長法(GSMBE法)を適用してGaNから成るバッファ層を形成する。
ついで、そのバッファ層の上に、厚み2μm程度のアンドープGaN層を形成し、更にその上に、例えばSiをn型ドーパントとすることにより活性層として機能する厚み20nm程度のn−GaN層を形成してスラブ層構造にする。
【0004】
ついで、このスラブ層構造の表面に、例えばプラズマCVD法により、SiO2膜を形成したのち、ホトレジストと化学エッチングを適用してパターニングを行い、前記アンドープGaN層の表面にソース電極用とドレイン電極用の開口箇所をそれぞれ形成し、また、前記n−GaN層の表面にゲート電極用の開口箇所を形成する。
【0005】
そして最後に、ソース電極用とドレイン電極用の開口箇所には、例えばTiやAlなどを蒸着してソース電極とドレイン電極を形成し、またゲート電極用の開口箇所には、例えばPt,Au,Pdなどを蒸着してゲート電極を形成してFET構造にする。
したがって、上記したFETは、その表面にソース電極,ドレイン電極、およびゲート電極から成る3個の動作電極が突出した状態で形成されており、また全体の裏面側は各半導体層に比べて厚肉のサファイア基板で構成されている。
【0006】
【発明が解決しようとする課題】
上記したFETは電流駆動時に発熱する。とくに、大電流駆動時には、その発熱量が大きくなるため、FET温度は可成り上昇する。しかしながら、上記したFETでは、その厚みの大半は熱伝導率の低いサファイア基板で占められているため、放熱性は著しく悪い。
【0007】
そのため、発熱はGaN系半導体に蓄積されてその温度を高めることになり、最悪の場合は、GaN系半導体の熱破壊を引き起こしてFET構造が機能喪失することもある。
したがって、上記したFETの場合、大電流駆動を実現させるためには、不可避的に放熱性に優れた構造を形成することが必要になる。
【0008】
本発明は、上記した課題を解決し、放熱性に優れた構造、すなわち大電流駆動が可能である構造になっている半導体装置の提供を目的とする。
【0009】
【課題を解決するための手段】
上記した目的を達成するために、本発明においては、結晶成長用基板に形成された半導体デバイスの表面に複数個の動作電極が形成されている前記表面と、表面に少なくとも前記動作電極を受容する凹部が形成されている放熱基板の前記表面とを、絶縁膜を介して接合して成ることを特徴とする半導体装置が提供される。
【0010】
その場合、前記絶縁膜は、Alまたはダイヤモンドのような熱伝導性が良好な材料から成り、前記放熱基板はCuまたはAlから成ることを好適とする。
【0011】
【発明の実施の形態】
半導体デバイスがFETである場合につき、本発明の半導体装置の1例Aを図1に示す。
この半導体装置Aは、後述する半導体デバイスA1と同じく後述する放熱基板A2が絶縁膜9を介して接合され、そして半導体デバイスA1の製作時に用いた結晶成長用基板1が除去された構造になっている。
【0012】
半導体デバイスA1の接合側表面には、ソース電極S,ゲート電極G、およびドレイン電極Dから成る動作電極が突出して形成されていて、同時に残りの表面は例えばSiO2膜6で被覆されている。
一方、放熱基板A2の接合側表面は、半導体デバイスA1の接合側表面とネガ−ポジの関係にある凹凸形状になっている。具体的には、少なくとも前記動作電極の位置に対応する表面箇所には、当該動作電極の表面視形状と相似形をなし、かつ若干大きめの凹部8aが形成されている。
【0013】
そして、半導体デバイスA1と放熱基板A2との各接合側表面のうち、少なくとも動作電極が位置している箇所には絶縁膜9が介在していて、動作電極の相互間における絶縁がとられている。
したがって、この半導体装置Aの場合、半導体デバイスA1からは放熱性の悪いサファイア基板1が除去され、また動作電極が位置する表面には放熱基板A2が接合されているので、全体としての放熱性は優れている。すなわち、発熱が大きくなる大電流駆動を行うことができる。
【0014】
この半導体装置Aは次のようにして製造することができる。
まず、半導体デバイスの製作について説明する。
図2で示したように、結晶成長用の基板であるサファイア基板1の上に、例えばGaNから成るバッファ層2,アンドープGaN層3,例えばアンドープAlGaNから成る活性層4,および例えばSiドープn−GaNから成るコンタクト層5を順次成膜してスラブ層構造体A1−1を製作する。
【0015】
ついで、このスラブ層構造体A1−1の表面に、例えば熱化学堆積法でSiO2膜を形成し、そのSiO2膜にフォトリソグラフィーとドライエッチングを行い、ゲート電極を形成すべき活性層4の表面4aを表出させたのちSiO2膜を全て除去し、図3で示したように中間体A1−2を製作する。
ついで、中間体A1−2の全面に再びSiO2膜6を成膜する。そして、動作電極の形成に移る。
【0016】
まず、コンタクト層5の上のSiO2膜6にフォトリソグラフィーとフッ酸を用いたウェットエッチングを行って、ソース電極用とドレイン電極用の開口をそれぞれ形成してコンタクト層5の表面を表出させたのち、そこに例えばスパッタ法でAl,Ti,Auを順次堆積してコンタクト層5とオーミック接合する所定形状のソース電極Sとドレイン電極Dを形成する。また、例えば真空蒸着法でTa−Siなどのオーミック電極材料を堆積して電極形成を行ってもよい。
【0017】
ついで、表面にリフトオフを施したのち、上記と同様にしてゲート電極を形成すべき箇所のSiO2膜6に開口を形成したのち、そこにゲート電極Gを形成する。なお、ゲート電極Gの構成材料としては、例えばNi,Pt,Pd,Ti,Au,W,Ta,またはこれら材料を組み合わせたもの、およびSiを含むシリサイド系合金などを用いることができる。
【0018】
このようにして、図4で示したように、図1で示した半導体デバイスA1の母材であるGaN系FET A1−3が得られる。このFET A1−3の表面a1には所定の平面視形状をしたソース電極S,ドレイン電極D,ゲート電極Gなどから成る動作電極が突出形成され、全体としては凹凸形状になっている。そして背面側はサファイア基板1のままになっている。
【0019】
次に放熱基板A2の製作について説明する。
まず、熱伝導率が大きく、放熱性の優れた材料から成る平板を用意する。具体的には、Cu,Al,Fe,ステンレス鋼などの金属平板や、AlN,ジルコニア,ダイヤモンドライクカーボン,またはダイヤモンドなどの板が好適である。
この平板7の表面にフォトレジストを塗布してパターニングを行ったのちエッチングを行い、図5で示したように、前記した中間材A1−3の表面a1の凹凸形状とネガ−ポジの関係にある凹凸形状の表面を有する中間材A2−1を製作する。
【0020】
なお、このときに形成される凹凸形状は、次の工程でここに絶縁膜を形成したのち図4で示した半導体デバイスA1の凹凸表面a1と接合させることとの関係で、当該絶縁膜を形成してもそこに半導体デバイスA1の凹凸表面a1を受容できるように設定される。例えばゲート電極を受容する凹部8aは当該ゲート電極の平面視形状より若干大きめに形成し、また深さも若干深く形成する。
【0021】
ついで、この中間材A2−1の表面に例えばスパッタ法で絶縁膜の材料を被着せしめて所望厚みの絶縁膜9を成膜したのち、例えばリフトオフやドライエッチングを行い、必要としない箇所の絶縁膜部分を除去して、図6で示した凹凸表面a2を有する中間材A2−2を製作する。
この中間材A2−2は、ドレイン電極を受容する凹部8bには絶縁膜を形成していない事例であり、ドレイン電極は放熱基板に直接接触することになる。各動作電極間の絶縁をとることができさえすれば、ゲート電極を受容する凹部8a,ソース電極を受容する凹部8cのそれぞれには絶縁膜を形成しなくてもよい。
【0022】
絶縁膜9の材料としては、電気絶縁性であることは必須要件であるが、その上で熱伝導率が大きい材料であることが好ましい。半導体デバイスA1の発熱に対する放熱効果を高めることができるからである。このような材料としては、例えばAlN,ダイヤモンド,TaOxのような金属系酸化物,TiNのような金属系窒化物などをあげることができる。
【0023】
ついで、図7で示したように、図4で示した中間材A1−3の表面a1と上記中間材A2−2の表面a2とを対向配置する。そして、例えばはんだを用いて両表面a1,a2を接合して中間材A1−3と中間材A2−2を合体し、図8で示したような中間材A0にする。
そして最後に、中間材A0のサファイア基板1に対して例えばレーザ照射を行う。その結果、サファイア基板1が剥離除去されて、図1で示した本発明の半導体装置Aが得られる。
【0024】
なお、上記した説明では、放熱基板として金属基板を用いる事例を示したが、金属基板に代えて、例えばAlN,ダイヤモンドのように、電気絶縁性であると同時に熱伝導率が大きい絶縁基板を用いることもできる。
このような絶縁基板を用いれば、その表面を加工して、その表面を直接図4で示した中間材A1−3の表面a1と接合させることができる。すなわち、図6で示した中間材A2−2の場合のような、表面に絶縁膜9を形成することが不要になる。
【0025】
また、中間材A0のサファイア基板1を除去する方法としては、上記したレーザ照射の外に、機械的研磨法や、化学的エッチングと組み合わせた研磨法(CMP)などを適用することもできる。
【0026】
【発明の効果】
以上の説明で明らかなように、本発明の半導体装置は、半導体デバイスの複数個の動作電極が形成された表面である動作電極側には放熱基板が接合された構造になっているので、電流駆動時の発熱に対する放熱性が優れている。換言すれば、大電流駆動が可能な構造になっている。
【図面の簡単な説明】
【図1】本発明の半導体装置の1例Aを示す断面図である。
【図2】装置Aの製作時における中間材A1−1を示す断面図である。
【図3】装置Aの製作時における中間材A1−2を示す断面図である。
【図4】装置Aの製作時における中間材A1−3を示す断面図である。
【図5】装置Aの製作時における中間材A2−1を示す断面図である。
【図6】装置Aの製作時における中間材A2−2を示す断面図である。
【図7】中間材A1−3の表面a1と中間材A2−2の表面a2を対向配置した状態を示す断面図である。
【図8】中間材A0を示す断面図である。
【符号の説明】
1 結晶成長用基板(サファイア基板)
2 バッファ層
3 ノンドープGaN層
4 活性層
4a 活性層の表面
5 コンタクト層
6 SiO2
7 金属平板
8a,8b 凹部
9 絶縁膜
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor device having excellent heat dissipation, and more specifically, because of its excellent heat dissipation, it is possible to drive a large current, and a field effect transistor (FET), bipolar transistor (BJT), heterojunction bipolar transistor (HBT). ), A thyristor, an insulated gate bipolar transistor (IGBT), a gate turn-off transistor (GTO), a Schottky diode, a p (i) n junction diode, and the like.
[0002]
[Prior art]
GaN-based semiconductor materials such as GaN, InGaN, and AlInGaN have a large band gap energy, high heat resistance, excellent high-temperature operation, and high-frequency operation compared to, for example, GaAs-based materials. Research and development of GaN-based FETs is underway using materials.
[0003]
For example, a GaN-based FET structure is formed as follows. First, a buffer layer made of GaN is formed on a crystal growth substrate made of sapphire by applying a metal organic chemical vapor deposition method (MOCVD method) or a gas source molecular beam epitaxial growth method (GSMBE method).
Next, an undoped GaN layer having a thickness of about 2 μm is formed on the buffer layer, and an n-GaN layer having a thickness of about 20 nm that functions as an active layer is formed thereon by using, for example, Si as an n-type dopant. To make a slab layer structure.
[0004]
Next, after forming a SiO 2 film on the surface of the slab layer structure by, for example, plasma CVD, patterning is performed by applying photoresist and chemical etching, and the surface of the undoped GaN layer is used for a source electrode and a drain electrode. Are formed, and an opening for a gate electrode is formed on the surface of the n-GaN layer.
[0005]
Finally, for example, Ti or Al is vapor-deposited at the opening portions for the source electrode and the drain electrode to form the source electrode and the drain electrode, and at the opening portion for the gate electrode, for example, Pt, Au, A gate electrode is formed by evaporating Pd or the like to form an FET structure.
Therefore, the above-described FET is formed with three operating electrodes including a source electrode, a drain electrode, and a gate electrode protruding on the surface, and the entire back surface side is thicker than each semiconductor layer. It is composed of a sapphire substrate.
[0006]
[Problems to be solved by the invention]
The FET described above generates heat during current driving. In particular, when a large current is driven, the amount of generated heat increases, and the FET temperature rises considerably. However, in the above-described FET, most of the thickness is occupied by a sapphire substrate having a low thermal conductivity, so that the heat dissipation is extremely poor.
[0007]
Therefore, heat is accumulated in the GaN-based semiconductor and raises its temperature. In the worst case, the FET structure may be lost due to thermal destruction of the GaN-based semiconductor.
Therefore, in the case of the above-described FET, in order to realize a large current drive, it is unavoidable to form a structure with excellent heat dissipation.
[0008]
An object of the present invention is to solve the above-described problems and to provide a semiconductor device having a structure excellent in heat dissipation, that is, a structure capable of driving with a large current.
[0009]
[Means for Solving the Problems]
To achieve the above object, in the present invention, said surface having a plurality of working electrode on the surface of the semiconductor devices formed on the crystal growth substrate is formed to receive at least the working electrode to the surface and said surface of the radiating board which recess is formed, the semiconductor device is provided, wherein formed isosamples bonded via an insulating film.
[0010]
In this case, it is preferable that the insulating film is made of a material having good thermal conductivity such as Al or diamond, and the heat dissipation substrate is made of Cu or Al.
[0011]
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 shows an example A of the semiconductor device of the present invention when the semiconductor device is an FET.
The semiconductor device A is radiating substrate A 2 to be described later as with the semiconductor device A 1 to be described later is bonded via the insulating film 9, and the crystal growth substrate 1 used at the time of fabrication of the semiconductor device A 1 is off structure It has become.
[0012]
An operating electrode composed of a source electrode S, a gate electrode G, and a drain electrode D is formed to protrude on the junction side surface of the semiconductor device A 1 , and at the same time, the remaining surface is covered with, for example, a SiO 2 film 6. .
On the other hand, the bonding side surface of the heat dissipation substrate A 2 has an uneven shape in a negative-positive relationship with the bonding side surface of the semiconductor device A 1 . Specifically, at least a surface portion corresponding to the position of the working electrode is formed with a concave portion 8a which is similar to the shape of the working electrode in surface view and is slightly larger.
[0013]
An insulating film 9 is interposed at least at a position where the working electrode is located on each bonding side surface of the semiconductor device A 1 and the heat dissipation substrate A 2 , so that the working electrodes are insulated from each other. ing.
Therefore, in the case of the semiconductor device A, the semiconductor device A 1 is removed sapphire substrate 1 poor heat dissipation, and since the surface of the working electrode positioned heat dissipation substrate A 2 are bonded, as a whole heat dissipation The property is excellent. That is, it is possible to perform a large current drive that generates a large amount of heat.
[0014]
This semiconductor device A can be manufactured as follows.
First, fabrication of a semiconductor device will be described.
As shown in FIG. 2, a buffer layer 2 made of, for example, GaN, an active layer 4 made of, for example, undoped AlGaN, and an Si-doped n−, for example, are formed on a sapphire substrate 1 that is a substrate for crystal growth. fabricating a slab layer structure a 1 -1 are sequentially formed a contact layer 5 made of GaN.
[0015]
Then, the surface of the slab layer structure A 1 -1, for example, a thermal chemical deposition method to form a SiO 2 film, the SiO 2 film in a photolithography and dry etching, the active layer for forming the gate electrode 4 After the surface 4a is exposed, the SiO 2 film is completely removed, and an intermediate A 1-2 is produced as shown in FIG.
Next, the SiO 2 film 6 is formed again on the entire surface of the intermediate A 1-2 . Then, the process proceeds to formation of the working electrode.
[0016]
First, wet etching using photolithography and hydrofluoric acid is performed on the SiO 2 film 6 on the contact layer 5 to form openings for the source electrode and the drain electrode to expose the surface of the contact layer 5. Thereafter, Al, Ti, and Au are sequentially deposited thereon by sputtering, for example, to form a source electrode S and a drain electrode D having a predetermined shape that are in ohmic contact with the contact layer 5. Further, for example, an electrode may be formed by depositing an ohmic electrode material such as Ta—Si by a vacuum evaporation method.
[0017]
Next, after the surface is lifted off, an opening is formed in the SiO 2 film 6 where the gate electrode is to be formed in the same manner as described above, and then the gate electrode G is formed there. As a constituent material of the gate electrode G, for example, Ni, Pt, Pd, Ti, Au, W, Ta, a combination of these materials, a silicide-based alloy containing Si, or the like can be used.
[0018]
In this way, as shown in FIG. 4, the GaN-based FET A 1-3 that is the base material of the semiconductor device A 1 shown in FIG. 1 is obtained. On the surface a 1 of the FET A 1-3, operation electrodes made of a source electrode S, a drain electrode D, a gate electrode G, and the like having a predetermined plan view shape are formed to protrude, and the entire surface is uneven. And the back side remains the sapphire substrate 1.
[0019]
Next, the production of the heat dissipation board A 2 will be described.
First, a flat plate made of a material having high thermal conductivity and excellent heat dissipation is prepared. Specifically, a metal flat plate such as Cu, Al, Fe, or stainless steel, or a plate such as AlN, zirconia, diamond-like carbon, or diamond is preferable.
Etching is performed after applying a photoresist on the surface of the flat plate 7 and performing patterning. As shown in FIG. 5, the relationship between the uneven shape of the surface a 1 of the intermediate material A 1-3 and the negative / positive relationship. An intermediate material A 2 -1 having an uneven surface is prepared.
[0020]
Incidentally, irregularities are formed in this case, in relation to be bonded to the irregular surface a 1 of the semiconductor device A 1 shown in FIG. 4 after forming here in the insulating film in the next step, the insulating film Is formed so that the uneven surface a 1 of the semiconductor device A 1 can be received there. For example, the recess 8a for receiving the gate electrode is formed slightly larger than the shape of the gate electrode in plan view, and the depth is also slightly deeper.
[0021]
Then, the intermediate material A 2 -1 material of the insulating film on the surface for example by sputtering of allowed deposition after forming the insulating film 9 having a desired thickness, carried out for example liftoff, dry etching, the portions which do not require By removing the insulating film portion, the intermediate material A 2 -2 having the uneven surface a 2 shown in FIG. 6 is manufactured.
This intermediate material A 2 -2 is an example in which no insulating film is formed in the recess 8b that receives the drain electrode, and the drain electrode is in direct contact with the heat dissipation substrate. As long as insulation between the working electrodes can be obtained, it is not necessary to form an insulating film in each of the recess 8a that receives the gate electrode and the recess 8c that receives the source electrode.
[0022]
As a material of the insulating film 9, it is an essential requirement that it be electrically insulating, but it is preferable that the material has a high thermal conductivity. It is possible to increase the heat dissipation effect for the heat generated by the semiconductor device A 1. Examples of such materials include metal oxides such as AlN, diamond and TaO x , metal nitrides such as TiN, and the like.
[0023]
Then, as shown in FIG. 7, is disposed opposite the surface a 2 of the intermediate material A 1 -3 surface a 1 and the intermediate material A 2 -2 shown in FIG. Then, for example, both surfaces a 1 and a 2 are joined using solder, and the intermediate material A 1 -3 and the intermediate material A 2 -2 are combined to form an intermediate material A 0 as shown in FIG.
Finally, it carried out, for example, laser irradiation with respect to the sapphire substrate 1 of the intermediate material A 0. As a result, the sapphire substrate 1 is peeled off and the semiconductor device A of the present invention shown in FIG. 1 is obtained.
[0024]
In the above description, a metal substrate is used as the heat dissipation substrate. Instead of a metal substrate, an insulating substrate that is electrically insulating and has high thermal conductivity, such as AlN or diamond, is used. You can also.
If such an insulating substrate is used, the surface can be processed and the surface can be directly bonded to the surface a 1 of the intermediate material A 1-3 shown in FIG. That is, it is not necessary to form the insulating film 9 on the surface as in the case of the intermediate material A 2 -2 shown in FIG.
[0025]
Further, as a method for removing the sapphire substrate 1 of the intermediate material A 0 , a mechanical polishing method, a polishing method combined with chemical etching (CMP), or the like can be applied in addition to the laser irradiation described above.
[0026]
【The invention's effect】
As is apparent from the above description, the semiconductor device of the present invention has a structure in which a heat dissipation substrate is bonded to the working electrode side, which is the surface on which a plurality of working electrodes of a semiconductor device are formed. Excellent heat dissipation against heat generated during driving. In other words, it has a structure capable of driving a large current.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view showing an example A of a semiconductor device of the present invention.
FIG. 2 is a cross-sectional view showing an intermediate material A 1 -1 when the device A is manufactured.
FIG. 3 is a cross-sectional view showing an intermediate material A 1 -2 when the apparatus A is manufactured.
4 is a cross-sectional view showing an intermediate material A 1 -3 at the time of manufacturing the device A. FIG.
FIG. 5 is a cross-sectional view showing an intermediate material A 2 -1 when the apparatus A is manufactured.
6 is a cross-sectional view showing an intermediate material A 2 -2 at the time of manufacturing the apparatus A. FIG.
7 is a sectional view showing a state where the surface a 2 of the intermediate material A 1 -3 surface a 1 and the intermediate material A 2 -2 placed opposite.
8 is a sectional view showing an intermediate material A 0.
[Explanation of symbols]
1 Crystal growth substrate (sapphire substrate)
2 Buffer layer 3 Non-doped GaN layer 4 Active layer 4a Active layer surface 5 Contact layer 6 SiO 2 film 7 Metal flat plates 8a and 8b Recess 9 Insulating film

Claims (6)

結晶成長用基板に形成された半導体デバイスの表面に複数個の動作電極が形成されている前記表面と、表面に少なくとも前記動作電極の表面視形状と相似形をなし、該動作電極を受容する凹部が形成されている放熱基板の前記表面とを、絶縁膜を介して接合して成ることを特徴とする半導体装置。The surface on which a plurality of working electrodes are formed on the surface of a semiconductor device formed on the substrate for crystal growth, and a recess having at least a similar shape to the surface view of the working electrodes on the surface and receiving the working electrodes A semiconductor device, wherein the surface of the heat dissipation substrate on which is formed is joined via an insulating film. 前記絶縁膜が、熱伝導性が良好な材料から成ることを特徴とする請求項1の半導体装置。2. The semiconductor device according to claim 1, wherein the insulating film is made of a material having good thermal conductivity. 前記材料がAlNまたはダイヤモンドであることを特徴とする請求項2の半導体装置。3. The semiconductor device according to claim 2, wherein the material is AlN or diamond. 前記放熱基板がCuまたはAlから成ることを特徴とする請求項1の半導体装置。2. The semiconductor device according to claim 1, wherein the heat dissipation substrate is made of Cu or Al. 前記半導体デバイスが、GaN系半導体材料で形成されていることを特徴とする請求項1の半導体装置。2. The semiconductor device according to claim 1, wherein the semiconductor device is made of a GaN-based semiconductor material. 請求項1〜5のいずれか1項に記載の半導体装置において、前記半導体デバイスの前記結晶成長用基板が除去されていることを特徴とする半導体装置。The semiconductor device according to claim 1, wherein a said crystal growth substrate of the semiconductor device is removed.
JP2001343811A 2001-11-08 2001-11-08 Semiconductor device with excellent heat dissipation Expired - Lifetime JP4336071B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001343811A JP4336071B2 (en) 2001-11-08 2001-11-08 Semiconductor device with excellent heat dissipation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001343811A JP4336071B2 (en) 2001-11-08 2001-11-08 Semiconductor device with excellent heat dissipation

Publications (2)

Publication Number Publication Date
JP2003152138A JP2003152138A (en) 2003-05-23
JP4336071B2 true JP4336071B2 (en) 2009-09-30

Family

ID=19157431

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001343811A Expired - Lifetime JP4336071B2 (en) 2001-11-08 2001-11-08 Semiconductor device with excellent heat dissipation

Country Status (1)

Country Link
JP (1) JP4336071B2 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005098974A1 (en) 2004-04-07 2005-10-20 Tinggi Technologies Private Limited Fabrication of reflective layer on semiconductor light emitting diodes
JP2006120694A (en) * 2004-10-19 2006-05-11 Oki Electric Ind Co Ltd Semiconductor device and its manufacturing method
SG131803A1 (en) * 2005-10-19 2007-05-28 Tinggi Tech Private Ltd Fabrication of transistors
JP2007157829A (en) * 2005-12-01 2007-06-21 Matsushita Electric Ind Co Ltd Semiconductor device
SG133432A1 (en) 2005-12-20 2007-07-30 Tinggi Tech Private Ltd Localized annealing during semiconductor device fabrication
SG140473A1 (en) 2006-08-16 2008-03-28 Tinggi Tech Private Ltd Improvements in external light efficiency of light emitting diodes
SG140512A1 (en) 2006-09-04 2008-03-28 Tinggi Tech Private Ltd Electrical current distribution in light emitting devices
JP5520432B2 (en) * 2006-10-03 2014-06-11 古河電気工業株式会社 Manufacturing method of semiconductor transistor
JP2016031953A (en) 2014-07-25 2016-03-07 株式会社タムラ製作所 Semiconductor device and method for manufacturing the same, semiconductor substrate, and crystal laminate structure
JP2016197737A (en) * 2016-06-29 2016-11-24 株式会社タムラ製作所 Semiconductor device and method for manufacturing the same, and crystal laminate structure
WO2018191096A1 (en) * 2017-04-10 2018-10-18 The Government Of The United States Of America, As Represented By The Secretary Of The Navy Diamond air bridge for thermal management of high power devices

Also Published As

Publication number Publication date
JP2003152138A (en) 2003-05-23

Similar Documents

Publication Publication Date Title
JP4650224B2 (en) Field effect transistor
JP4667556B2 (en) Vertical GaN-based field effect transistor, bipolar transistor and vertical GaN-based field effect transistor manufacturing method
JP5231719B2 (en) Method for manufacturing field effect transistor
JP5983999B2 (en) Manufacturing method of semiconductor device
US20090315122A1 (en) Semiconductor device having ohmic recessed electrode
JP5087818B2 (en) Field effect transistor
TW200522170A (en) Fabrication of single or multiple gate field plates
JP4336071B2 (en) Semiconductor device with excellent heat dissipation
US20220231157A1 (en) Semiconductor device, method of manufacturing the same, and semiconductor package structure
US20220216333A1 (en) Hemt transistor with adjusted gate-source distance, and manufacturing method thereof
US11211308B2 (en) Semiconductor device and manufacturing method thereof
US20070093037A1 (en) Vertical structure semiconductor devices and method of fabricating the same
WO2021214932A1 (en) Semiconductor device and method for manufacturing same
JP5401788B2 (en) Nitride semiconductor device and manufacturing method thereof
JP3698229B2 (en) Semiconductor device and semiconductor light emitting device
JP2007305954A (en) Field effect transistor and device thereof
US20090242943A1 (en) Semiconductor device
JP3966763B2 (en) GaN-based semiconductor device
CN118099226A (en) A Schottky barrier diode with a mixed anode structure and its preparation method and application
JP2007158149A (en) Semiconductor device
CN102881594A (en) Method of manufacturing power device
JP5128060B2 (en) Semiconductor device and method for manufacturing semiconductor device
JP5280611B2 (en) Semiconductor device manufacturing method and device obtained
WO2025081983A1 (en) Gan-based schottky barrier diode, and preparation method therefor and application thereof
JP4381666B2 (en) Manufacturing method of semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040701

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050408

RD05 Notification of revocation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7425

Effective date: 20050908

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20050916

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060912

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061113

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070220

RD05 Notification of revocation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7425

Effective date: 20070322

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090528

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090626

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120703

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 4336071

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120703

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120703

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130703

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term