Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4350840B2 - Ringing choke converter - Google Patents
[go: Go Back, main page]

JP4350840B2 - Ringing choke converter - Google Patents

Ringing choke converter Download PDF

Info

Publication number
JP4350840B2
JP4350840B2 JP19383899A JP19383899A JP4350840B2 JP 4350840 B2 JP4350840 B2 JP 4350840B2 JP 19383899 A JP19383899 A JP 19383899A JP 19383899 A JP19383899 A JP 19383899A JP 4350840 B2 JP4350840 B2 JP 4350840B2
Authority
JP
Japan
Prior art keywords
pnp
transistor
resistor
type transistor
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP19383899A
Other languages
Japanese (ja)
Other versions
JP2001025252A (en
Inventor
智明 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nichicon Corp
Original Assignee
Nichicon Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nichicon Corp filed Critical Nichicon Corp
Priority to JP19383899A priority Critical patent/JP4350840B2/en
Publication of JP2001025252A publication Critical patent/JP2001025252A/en
Application granted granted Critical
Publication of JP4350840B2 publication Critical patent/JP4350840B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Dc-Dc Converters (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、直流電源回路のリンギングチョークコンバータに関し、2次側の出力電流がある値以下になると発振周波数を下げて、電源の効率を高めようとするものである。
【0002】
【従来の技術】
図2は従来より使用されている直流回路で、2次側の出力電流が増大すると発振周波数が下がり、出力電流が減少すると発振周波数が高くなり、スイッチング素子3のスイッチングロスは発振周波数に反比例するため、出力電流の少ない軽負荷時の効率が悪化する。
【0003】
【発明が解決しようとする課題】
上記のように従来より使用しているリンギングチョークコンバータは、軽負荷時の発振周波数が定格負荷時に比べて高くなるため、スイッチングロスの発振周波数に占める割合が大きくなり、軽負荷時の効率を悪化させると共に、軽負荷時の雑音端子電圧および輻射ノイズなどの高周波ノイズが悪化するという問題があり、軽負荷時の発振周波数を低下させる手段が求められていた。
【0004】
【課題を解決するための手段】
本発明は上記の課題を解決したものであり、リンギングチョークコンバータ回路が制御巻線系の出力電力によって非制御巻線系のフライバック電圧が変動するのを利用して、この電圧を検出して待機電力時のような軽負荷電力時において発振周波数が低くなるように、スイッチング素子3のオフ時間を延ばすことによって、スイッチング素子3のスイッチングロスを少なくして軽負荷電力時の効率を高めようとするものである。すなわち、インダクタンスを有するトランス1のドライブ系巻線2の電圧をスイッチング素子3のゲートに与えて、該スイッチング素子3をオンさせ、また、2次側の出力電圧検出回路20につながるフィードバック制御回路21に接続された第2のNPN型トランジスタ22をオンさせてスイッチング素子3をオフさせ、トランスの逆起電力によって2次巻線に接続されたコンデンサ24に電流を流し、安定した電圧を出力する自励発振のリンギングチョークコンバータにおいて、スイッチング素子3のゲートと第1のPNP型トランジスタ6のコレクタとの間に抵抗7を、また、該第1のPNP型トランジスタ6のエミッタとドライブ系巻線2の一端との間にコンデンサ8を接続し、さらに該第1のPNP型トランジスタ6のエミッタ・ベース間に抵抗9とコンデンサ10とを並列接続し、該第1のPNP型トランジスタ6のベースとドライブ系巻線2の他端との間に抵抗15を、該第1のPNP型トランジスタ6のコレクタと第2のNPN型トランジスタ22のコレクタの間に抵抗7を接続し、第1のPNP型トランジスタ6のエミッタと第3のPNP型トランジスタ18のエミッタを接続し、該第3のPNP型トランジスタ18のエミッタ・ベース間に抵抗19とコンデンサ25を並列接続し、ドライブ系巻線2の一端と他端との間に、平滑コンデンサ12および抵抗14の並列回路と整流ダイオード11と抵抗13を直列接続し、平滑コンデンサ12の負極と第3のPNP型トランジスタ18のベースとの間に抵抗17とツェナーダイオード16を直列接続したことを特徴とする、リンギングチョークコンバータである。
【0005】
【発明の実施の形態】
図1において、スイッチング素子3のドライブ巻線である巻線2のフライバック電圧(コンデンサ12への印加電圧)は、2次側の制御系の巻線5の出力電力によって変動する。制御系の巻線5の出力電力が大きくなるとコンデンサ12の電圧は上昇し、逆に制御系の巻線5の出力電圧が下がる。軽負荷電力になるとコンデンサ12の電圧は下降するため、このコンデンサ12の電圧をツェナーダイオード16により検出して、制御系の巻線5の出力電力が小さいときは、トランジスタ18がオフとなり、トランジスタ6のオンとなる時間が長いため、スイッチング素子3のオフ時間が長くなり発振周波数が短くなる。
これと反対に、巻線5の出力電力が大きくなるとトランジスタ18がオンとなり、トランジスタ6のオンとなる時間が短くなるため、スイッチング素子3のオフ時間が短くなり、発振周波数を高くすることができる。
【0006】
【実施例】
図1は、本発明の実施例の基本回路である。この回路を用いて実験で得たデータが、図3の「制御系出力電力−発振周波数」と図4の「制御系出力電力−効率」である。また、図2は上記の発振周波数の制御回路を有しない従来回路であり、これによる実験データも図3、4に併せて記載した。
【0007】
【発明の効果】
本発明は、制御系出力電力が軽負荷電力になると、ドライブ系の巻線2のフライバック電圧(コンデンサ12への印加電圧)が下がるのをツエナーダイオード16によって検出して、トランジスタ18をオフとし、トランジスタ6をオンとする時間を長くすることによりスイッチング素子3のオフ時間を長くして図3のように発振周波数を低くすることができる。
このため、スイッチング素子3のオン時間の1サイクル(発振周波数の逆数)に占める割合が小さくなるため図4のように軽負荷電力時の効率を従来回路2に比べ高くすることができ、省電力化、省エネルギー化に貢献するところ大である。
【図面の簡単な説明】
【図1】本発明の実施例の基本回路である。
【図2】従来の基本回路である。
【図3】「制御系出力電力−発振周波数」特性図である。
【図4】「制御系出力電力−効率」特性図である。
【符号の説明】
1 コンバータトランス
2 トランスのドライブ系巻線
3 スイッチング素子(FET)
4 トランスの1次巻線
5 トランスの2次巻線
6、18、22 トランジスタ
7、9、13、14、15、17、19 抵抗
8、10、12、24、25 コンデンサ
11、23 ダイオード
16 ツェナーダイオード
20 電圧検出回路
21 フィードバック制御回路
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a ringing choke converter for a DC power supply circuit, and aims to increase the efficiency of a power supply by lowering the oscillation frequency when the output current on the secondary side falls below a certain value.
[0002]
[Prior art]
FIG. 2 shows a DC circuit that has been used conventionally. When the output current on the secondary side increases, the oscillation frequency decreases, and when the output current decreases, the oscillation frequency increases. The switching loss of the switching element 3 is inversely proportional to the oscillation frequency. Therefore, the efficiency at the time of a light load with a small output current deteriorates.
[0003]
[Problems to be solved by the invention]
As described above, the ringing choke converter that has been used in the past has a higher oscillation frequency at light load than at rated load, so the ratio of switching loss to the oscillation frequency increases and the efficiency at light load deteriorates. In addition, there is a problem that high-frequency noise such as noise terminal voltage and radiation noise at the time of light load deteriorates, and means for reducing the oscillation frequency at light load has been demanded.
[0004]
[Means for Solving the Problems]
The present invention solves the above-mentioned problem, and detects the voltage by using the ringing choke converter circuit that the flyback voltage of the non-control winding system fluctuates due to the output power of the control winding system. By extending the off time of the switching element 3 so that the oscillation frequency is lowered at the time of light load power such as standby power, the switching loss of the switching element 3 is reduced to increase the efficiency at light load power. To do. That is, the voltage of the drive system winding 2 of the transformer 1 having inductance is applied to the gate of the switching element 3 to turn on the switching element 3, and the feedback control circuit 21 connected to the output voltage detection circuit 20 on the secondary side. The second NPN-type transistor 22 connected to is turned on to turn off the switching element 3, and a current is passed through the capacitor 24 connected to the secondary winding by the back electromotive force of the transformer to output a stable voltage. in ringing choke converter vibration oscillation, a resistor 7 between the collector of the gate and the first PNP transistor 6 of the switching element 3, also the first PNP-type transistor 6 emitter and drive system winding 2 a capacitor 8 between one end, the emitter and further wherein the first PNP transistor 6 Over scan a resistor 9 and a capacitor 10 connected in parallel between the resistor 15 between the other end of the base and the drive system winding 2 of the first PNP transistor 6, the first PNP transistor 6 and the collector and a resistor 7 between the collector of the second NPN transistor 22, the emitter of the first PNP transistor 6 and the emitter of the third PNP transistor 18 is connected, the third PNP type A resistor 19 and a capacitor 25 are connected in parallel between the emitter and base of the transistor 18, and a parallel circuit of a smoothing capacitor 12 and a resistor 14, a rectifier diode 11 and a resistor 13 are connected between one end and the other end of the drive system winding 2. A resistor 17 and a Zener diode 16 are connected in series between the negative electrode of the smoothing capacitor 12 and the base of the third PNP transistor 18 in series. And, it is a ringing choke converter.
[0005]
DETAILED DESCRIPTION OF THE INVENTION
In FIG. 1, the flyback voltage (voltage applied to the capacitor 12) of the winding 2 that is the drive winding of the switching element 3 varies depending on the output power of the winding 5 of the secondary control system. When the output power of the control system winding 5 increases, the voltage of the capacitor 12 increases, and conversely, the output voltage of the control system winding 5 decreases. When the light load power is reached, the voltage of the capacitor 12 drops. Therefore, when the voltage of the capacitor 12 is detected by the Zener diode 16 and the output power of the winding 5 of the control system is small, the transistor 18 is turned off, and the transistor 6 Since the time during which the switch is turned on is long, the off time of the switching element 3 is lengthened and the oscillation frequency is shortened.
On the contrary, when the output power of the winding 5 is increased, the transistor 18 is turned on and the time during which the transistor 6 is turned on is shortened. Therefore, the off time of the switching element 3 is shortened and the oscillation frequency can be increased. .
[0006]
【Example】
FIG. 1 is a basic circuit of an embodiment of the present invention. Data obtained by experiments using this circuit are “control system output power-oscillation frequency” in FIG. 3 and “control system output power-efficiency” in FIG. FIG. 2 shows a conventional circuit that does not have the above-described oscillation frequency control circuit, and experimental data obtained therefrom are also shown in FIGS.
[0007]
【The invention's effect】
In the present invention, when the control system output power becomes light load power, the flyback voltage (applied voltage to the capacitor 12) of the winding 2 of the drive system is decreased by the Zener diode 16 and the transistor 18 is turned off. By lengthening the time for which the transistor 6 is turned on, the off time of the switching element 3 can be lengthened and the oscillation frequency can be lowered as shown in FIG.
For this reason, since the ratio of the ON time of the switching element 3 to one cycle (reciprocal of the oscillation frequency) becomes small, the efficiency at the time of light load power can be increased as compared with the conventional circuit 2 as shown in FIG. It contributes greatly to energy saving and energy saving.
[Brief description of the drawings]
FIG. 1 is a basic circuit of an embodiment of the present invention.
FIG. 2 is a conventional basic circuit.
FIG. 3 is a characteristic diagram of “control system output power—oscillation frequency”.
FIG. 4 is a characteristic diagram of “control system output power-efficiency”.
[Explanation of symbols]
1 Converter transformer 2 Transformer drive winding 3 Switching element (FET)
4 Primary winding of transformer 5 Secondary winding of transformer 6, 18, 22 Transistor 7, 9, 13, 14, 15, 17, 19 Resistance 8, 10, 12, 24, 25 Capacitor 11, 23 Diode 16 Zener Diode 20 Voltage detection circuit 21 Feedback control circuit

Claims (1)

インダクタンスを有するトランス(1)のドライブ系巻線(2)の電圧をスイッチング素子(3)のゲートに与えて、該スイッチング素子(3)をオンさせ、また、2次側の出力電圧検出回路(20)につながるフィードバック制御回路(21)に接続された第2のNPN型トランジスタ(22)をオンさせてスイッチング素子(3)をオフさせ、トランスの逆起電力によって2次巻線に接続されたコンデンサ(24)に電流を流し、安定した電圧を出力する自励発振のリンギングチョークコンバータにおいて、
スイッチング素子(3)のゲートと第1のPNP型トランジスタ(6)のコレクタとの間に抵抗(7)を、また、該第1のPNP型トランジスタ(6)のエミッタとドライブ系巻線(2)の一端との間にコンデンサ(8)を接続し、さらに該第1のPNP型トランジスタ(6)のエミッタ・ベース間に抵抗(9)とコンデンサ(10)とを並列接続し、該第1のPNP型トランジスタ(6)のベースとドライブ系巻線(2)の他端との間に抵抗(15)を、該第1のPNP型トランジスタ(6)のコレクタと第2のNPN型トランジスタ(22)のコレクタの間に抵抗(7)を接続し、第1のPNP型トランジスタ(6)のエミッタと第3のPNP型トランジスタ(18)のエミッタを接続し、該第3のPNP型トランジスタ(18)のエミッタ・ベース間に抵抗(19)とコンデンサ(25)を並列接続し、ドライブ系巻線(2)の一端と他端との間に、平滑コンデンサ(12)および抵抗(14)の並列回路と整流ダイオード(11)と抵抗(13)を直列接続し、平滑コンデンサ(12)の負極と第3のPNP型トランジスタ(18)のベースとの間に抵抗(17)とツェナーダイオード(16)を直列接続したことを特徴とする、リンギングチョークコンバータ。
The voltage of the drive system winding (2) of the transformer (1) having inductance is applied to the gate of the switching element (3) to turn on the switching element (3), and the secondary output voltage detection circuit ( The second NPN transistor (22) connected to the feedback control circuit (21) connected to 20) is turned on to turn off the switching element (3), and is connected to the secondary winding by the counter electromotive force of the transformer. In a self-excited oscillation ringing choke converter that passes a current through a capacitor (24) and outputs a stable voltage,
A resistor (7) between the collector of the gate of the first PNP-type transistor of the switching device (3) (6), The emitter and a drive system winding of said first PNP type transistor (6) (2 and a capacitor (8) between one end of), further parallel connected resistor between the emitter and the base (9) and a capacitor (10) of said first PNP type transistor (6), said first collector and second NPN type transistor of the resistance between the other end of the base and the drive system winding of the PNP transistor (6) (2) (15), said first PNP type transistor (6) ( connect a resistor (7) between the collector of 22), the emitters of the third PNP type transistor of the first PNP-type transistor (6) (18) connected, the third PNP transistor ( 18) Emi A parallel connection of a smoothing capacitor (12) and a resistor (14) between one end and the other end of the drive system winding (2). A rectifier diode (11) and a resistor (13) are connected in series, and a resistor (17) and a Zener diode (16) are connected in series between the negative electrode of the smoothing capacitor (12) and the base of the third PNP transistor (18). A ringing choke converter characterized by being connected.
JP19383899A 1999-07-08 1999-07-08 Ringing choke converter Expired - Fee Related JP4350840B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19383899A JP4350840B2 (en) 1999-07-08 1999-07-08 Ringing choke converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19383899A JP4350840B2 (en) 1999-07-08 1999-07-08 Ringing choke converter

Publications (2)

Publication Number Publication Date
JP2001025252A JP2001025252A (en) 2001-01-26
JP4350840B2 true JP4350840B2 (en) 2009-10-21

Family

ID=16314589

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19383899A Expired - Fee Related JP4350840B2 (en) 1999-07-08 1999-07-08 Ringing choke converter

Country Status (1)

Country Link
JP (1) JP4350840B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7158212B2 (en) * 2018-08-30 2022-10-21 新電元工業株式会社 Power supply circuit equipped with multiple converter circuits and its control circuit

Also Published As

Publication number Publication date
JP2001025252A (en) 2001-01-26

Similar Documents

Publication Publication Date Title
KR100297340B1 (en) Asymmetry flyback converter
JP3351400B2 (en) Switching power supply
JP3760379B2 (en) Switching power supply
JP3653075B2 (en) Switching power transmission device
JP3041842B2 (en) Resonant switching power supply
JP2992531B1 (en) Ringing choke converter circuit
JP4350840B2 (en) Ringing choke converter
JP4303358B2 (en) Ringing choke converter circuit
JP4350839B2 (en) Ringing choke converter
JP4289000B2 (en) Power factor correction circuit
JP2002305876A (en) Switching power supply
JP4304751B2 (en) Ringing choke converter with improved turn-on loss
JP2001197730A (en) DC-DC converter
JP3429420B2 (en) Switching power supply
JP3725830B2 (en) Switching power supply
JP2003339165A (en) Synchronous rectification type switching power supply
JP2007104881A (en) Switching power supply unit
JPH0357708B2 (en)
JP2514581Y2 (en) Electronic dummy circuit of DC / DC converter
JP4242205B2 (en) Switching power supply
JP3595737B2 (en) Self-excited flyback converter
JPS5836232Y2 (en) Surge absorption circuit
JP4318372B2 (en) Switching power supply
JP2002034236A (en) Dc-dc converter and electronic device using it
JPH06205582A (en) Switching power supply

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060116

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090406

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090522

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090713

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090723

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120731

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120731

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130731

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees