Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4350922B2 - Manufacturing method of double-sided flexible circuit board - Google Patents
[go: Go Back, main page]

JP4350922B2 - Manufacturing method of double-sided flexible circuit board - Google Patents

Manufacturing method of double-sided flexible circuit board Download PDF

Info

Publication number
JP4350922B2
JP4350922B2 JP2001177975A JP2001177975A JP4350922B2 JP 4350922 B2 JP4350922 B2 JP 4350922B2 JP 2001177975 A JP2001177975 A JP 2001177975A JP 2001177975 A JP2001177975 A JP 2001177975A JP 4350922 B2 JP4350922 B2 JP 4350922B2
Authority
JP
Japan
Prior art keywords
conductive
double
wiring pattern
layer
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001177975A
Other languages
Japanese (ja)
Other versions
JP2002368380A (en
Inventor
文彦 松田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Mektron KK
Original Assignee
Nippon Mektron KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Mektron KK filed Critical Nippon Mektron KK
Priority to JP2001177975A priority Critical patent/JP4350922B2/en
Publication of JP2002368380A publication Critical patent/JP2002368380A/en
Application granted granted Critical
Publication of JP4350922B2 publication Critical patent/JP4350922B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、両面可撓性回路基板の製造法に関し、特には、ウエットエッチング手法により絶縁ベース材に対するビアホール形成の為の導通用孔を好適に形成できる両面可撓性回路基板の製造法に関する。
【0002】
【従来の技術とその問題点】
近年、電子機器の小型化と高機能化は益々促進されてきており、その為に回路基板にも、高密度実装に対応するため、回路配線パターンの狭ピッチ化の要求が高まってきている。
【0003】
これに対して、従来の両面可撓性回路基板は、両面銅張積層板の第一の導体層を絶縁ベース材に対して両面の導通用孔を開口するためのマスク層として用い、レーザー加工、プラズマエッチング、ウエットエッチング手法を用いて穴加工を行い、導電化処理及びメッキを施しビアホールを形成し、両面の導通を確保した上で両面の導体層に対してエッチング処理を施すことにより、所要の配線パターンを形成していた。
【0004】
即ち、図2(1)のように、絶縁べース材20の両面に導体層21、22を設けた両面銅張積層板から両面可撓性回路基板を製造するには、同図(2)に示すように一方の導体層21から絶縁ベース材20をレーザー加工、、プラズマエッチング、ウエットエッチング手法で穴加工する為に必要な開口23をこの導体層21に形成し、この導体層21をマスク層として機能させる。
【0005】
次に、同図(3)に示すように、導体層21をマスク層として用いて絶縁ベース材20に穴加工をレーザー加工、、プラズマエッチング、ウエットエッチング手法で行い、開口23の位置に両面の導通用孔24を形成する。
【0006】
更に、同図(4)に示すように、導電化処理及びメッキを施し、導電化処理後にメッキでビアホール25を形成する。その後、同図(5)に示すように、両面の配線パターン26,27,28,29の加工を行い、両面可撓性回路基板を得るものである。
【0007】
この方法を用いて製造された両面可撓性回路基板は、一方の導体層の上に更にメッキを厚付けする為、導体層厚みが増加し、両面に微細な配線パターンを形成することが困難であった。
【0008】
そこで、本発明は、上記従来の問題を好適に解消し得る両面可撓性回路基板の製造法を提供するものである。
【0009】
【課題を解決するための手段】
その為に本発明による両面可撓性回路基板の製造法では、両面銅張積層板を用いて一方の導体層に所要の配線パターン及び両面の導通用孔をウエットエッチング手法を用いて穴加工を行う際のマスク層となる導通用配線パターンを予め形成し、次いで、前記導通用配線パターンにより形成される開口よりも大きな開口部を有するレジスト層を前記導通用配線パターン及び他の配線パターン上に設け、ウエットエッチング手法を用いて前記開口部に位置する絶縁べース材を除去して導通用孔を形成し、更に前記レジスト層を残したまま導電化処理を行い、前記レジスト層表面の導電化層を選択的に除去した後、他方の導体層から電流を流し、電気メッキを施してビアホールを形成する手法が採用される。
【0010】
【発明の実施の形態】
以下、図示の実施例を参照しながら本発明を更に説明する。図1は、本発明の一実施例による両面可撓性回路基板の製造工程図である。
【0011】
先ず、同図(1)の如く、絶縁べース材1の両面に導体層2,3を有する両面銅張積層板を用意する。そこで、同図(2)に示すように一方の導体層2から絶縁ベース材1をウエットエッチング手法で穴加工する際のマスク層となる導通用配線パターン4及び他の配線パターン5を常法により形成する。
【0012】
次に、同図(3)に示すようにマスク層となる導通用配線パターン4の開口よりも大きな開口部7を有するレジスト層6を配線パターン4,5上に設ける。その後、同図(4)に示すようにレジスト層6及び配線パターン4を用いて絶縁ベース材1に穴加工をウエットエッチング手法で行って導通用孔8を形成し、レジスト層6を残したまま導電化処理を行う。
【0013】
ウエットエッチング液としては水酸化カリウムを20wt%以上含むような強アルカリ液を用いる為、レジスト層6には耐アルカリ性が要求されると考えられる。しかしながら、ネガ型ドライフィルムレジストは水酸化ナトリウム3wt%程度のアルカリ溶液で剥離を行うが、ウエットエッチング液は剥離液に比べphが著しく高く、ウエットエッチング液中での剥離速度は剥離液中よりも著しく遅い。
【0014】
この為、レジスト層6としてドライフィルムレジストを用いる場合には、通常よりも高温でラミネートしたり、現像後の後露光、ポストベーク等を行い耐アルカリ性を向上させることでウエットエッチング液中でマスク層として機能する。しかしながら、水洗を行うとレジスト層表面のphが低下し、ドライフィルムレジストが剥離してしまうため、ウエットエッチング直後に乾燥し、レジスト表面のアルカリ成分を整面、研磨等の手法で除去し、さらに水洗等の前処理を行った後導電化処理を行うことが必要である。ポジ型レジストをレジスト層に用いる場合にはウエットエッチング後に水洗を行い、導電化処理を行うことができる。
【0015】
次に、同図(5)に示すようにレジスト層6上にメッキがつかないようにする為、他方の導体層3から電流を流し、電気メッキを施してビアホール9を形成する。
【0016】
このとき他方の導体層3にメッキがつかないようにするには、メッキリード部のみを開口し、それ以外の全面にマスク層を設けることにより可能である。或いは、導電化処理後にレジスト層6上を整面、研磨することでレジスト上の導電化処理層を取り除くことでも、レジスト層6上にメッキがつかないようにすることが可能である。
【0017】
その後、同図(6)に示すように、導体層3側に所要の配線パターン10及び11の加工を行い、レジスト層6を剥離して両面可撓性回路基板を得る。
【0018】
【発明の効果】
本発明による両面可撓性回路基板の製造法は、配線部分にメッキを厚付けすることなくビアホールを形成できるのみならず、両面の導通用孔のマスク加工と同じ面に位置する配線パターンを同時に形成できるので、ビアホールのランド部の面積を従来よりも小さく設定することが可能であるから、従来の両面可撓性回路基板の製造法では困難であった両面の配線パターンの狭ピッチ化を好適に達成できる。
【図面の簡単な説明】
【図1】本発明の一実施例による両面可撓性回路基板の製造工程図。
【図2】従来例による両面可撓性回路基板の製造工程図。
【符号の説明】
1 絶縁べース材
2 導体層
3 導体層
4 導通用配線パターン
5 配線パターン
6 レジスト層
7 開口部
8 導通用孔
9 ビアホール
10 配線パターン
11 配線パターン
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a method for manufacturing a double-sided flexible circuit board, and more particularly, to a method for manufacturing a double-sided flexible circuit board that can suitably form a conduction hole for forming a via hole in an insulating base material by a wet etching technique.
[0002]
[Prior art and its problems]
In recent years, miniaturization and high functionality of electronic devices have been promoted more and more, and therefore, there is an increasing demand for narrowing circuit wiring patterns to accommodate high-density mounting on circuit boards.
[0003]
On the other hand, the conventional double-sided flexible circuit board uses the first conductor layer of the double-sided copper-clad laminate as a mask layer for opening the conduction holes on both sides with respect to the insulating base material, and laser processing It is necessary to perform hole processing using plasma etching and wet etching methods, conduct conductive treatment and plating to form via holes, and perform etching treatment on the conductive layers on both sides after ensuring conduction on both sides The wiring pattern was formed.
[0004]
That is, in order to manufacture a double-sided flexible circuit board from a double-sided copper-clad laminate in which conductor layers 21 and 22 are provided on both sides of an insulating base material 20 as shown in FIG. ), An opening 23 necessary for drilling the insulating base material 20 from one conductor layer 21 by laser machining, plasma etching, or wet etching is formed in the conductor layer 21. It functions as a mask layer.
[0005]
Next, as shown in FIG. 3 (3), the conductor layer 21 is used as a mask layer to form holes in the insulating base material 20 by laser processing, plasma etching, or wet etching, and both surfaces are formed at the position of the opening 23. A conduction hole 24 is formed.
[0006]
Further, as shown in FIG. 4 (4), conducting treatment and plating are performed, and via holes 25 are formed by plating after the conducting treatment. Thereafter, as shown in FIG. 5 (5), the double-sided wiring patterns 26, 27, 28 and 29 are processed to obtain a double-sided flexible circuit board.
[0007]
Since the double-sided flexible circuit board manufactured using this method is further thickened on one conductor layer, the conductor layer thickness increases and it is difficult to form a fine wiring pattern on both sides. Met.
[0008]
Therefore, the present invention provides a method for manufacturing a double-sided flexible circuit board that can suitably solve the above-mentioned conventional problems.
[0009]
[Means for Solving the Problems]
Therefore, in the method for manufacturing a double-sided flexible circuit board according to the present invention, a double-sided copper-clad laminate is used to form a required wiring pattern and a conductive hole on both sides using a wet etching technique. A conductive wiring pattern to be a mask layer when performing is formed in advance, and then a resist layer having an opening larger than the opening formed by the conductive wiring pattern is formed on the conductive wiring pattern and other wiring patterns. And removing the insulating base material located in the opening using a wet etching method to form a conduction hole, and conducting the conductive treatment while leaving the resist layer, and conducting the conductive on the resist layer surface. A method is employed in which, after selectively removing the formation layer, a current is passed from the other conductor layer and electroplating is performed to form a via hole.
[0010]
DETAILED DESCRIPTION OF THE INVENTION
The present invention will be further described below with reference to the illustrated embodiments. FIG. 1 is a manufacturing process diagram of a double-sided flexible circuit board according to an embodiment of the present invention.
[0011]
First, as shown in FIG. 1A, a double-sided copper-clad laminate having conductor layers 2 and 3 on both sides of an insulating base material 1 is prepared. Therefore, as shown in FIG. 2 (2), the conductive wiring pattern 4 and the other wiring pattern 5 which are mask layers when the insulating base material 1 is drilled from one conductor layer 2 by the wet etching method are formed by a conventional method. Form.
[0012]
Next, a resist layer 6 having an opening 7 larger than the opening of the conductive wiring pattern 4 to be a mask layer is provided on the wiring patterns 4 and 5 as shown in FIG. Thereafter, as shown in FIG. 4 (4), a hole 8 is formed in the insulating base material 1 by a wet etching method using the resist layer 6 and the wiring pattern 4 to form the conduction hole 8, and the resist layer 6 is left. Conducting treatment is performed.
[0013]
Since a strong alkali solution containing 20 wt% or more of potassium hydroxide is used as the wet etching solution, it is considered that the resist layer 6 is required to have alkali resistance. However, negative dry film resists are stripped with an alkaline solution of about 3 wt% sodium hydroxide, but the wet etching solution has a significantly higher ph than the stripping solution, and the stripping rate in the wet etching solution is higher than that in the stripping solution. Remarkably slow.
[0014]
For this reason, when a dry film resist is used as the resist layer 6, the mask layer is laminated in a wet etching solution by laminating at a higher temperature than usual, post-exposure after development, post-baking, etc. to improve alkali resistance. Function as. However, when washed with water, the pH of the resist layer surface decreases and the dry film resist peels off, so that it is dried immediately after wet etching, and the alkali component on the resist surface is removed by techniques such as leveling and polishing. It is necessary to conduct a conductive treatment after a pretreatment such as washing with water. In the case where a positive resist is used for the resist layer, the conductive treatment can be performed by washing with water after wet etching.
[0015]
Next, as shown in FIG. 5 (5), in order to prevent the resist layer 6 from being plated, a current is passed from the other conductor layer 3, and electroplating is performed to form the via hole 9.
[0016]
At this time, in order to prevent the other conductor layer 3 from being plated, it is possible to open only the plating lead portion and provide a mask layer on the entire other surface. Alternatively, the resist layer 6 can be prevented from being plated by removing the conductive treatment layer on the resist by leveling and polishing the resist layer 6 after the conductive treatment.
[0017]
Thereafter, as shown in FIG. 6 (6), the required wiring patterns 10 and 11 are processed on the conductor layer 3 side, and the resist layer 6 is peeled off to obtain a double-sided flexible circuit board.
[0018]
【The invention's effect】
The method for manufacturing a double-sided flexible circuit board according to the present invention can form a via hole without thickening the plating on the wiring part, and simultaneously form a wiring pattern located on the same surface as the mask processing of the conduction hole on both sides. Since the area of the land portion of the via hole can be set smaller than before, it is preferable to reduce the pitch of the wiring patterns on both sides, which was difficult with the conventional method for manufacturing a double-sided flexible circuit board. Can be achieved.
[Brief description of the drawings]
FIG. 1 is a manufacturing process diagram of a double-sided flexible circuit board according to an embodiment of the present invention.
FIG. 2 is a manufacturing process diagram of a double-sided flexible circuit board according to a conventional example.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Insulation base material 2 Conductor layer 3 Conductor layer 4 Conductive wiring pattern 5 Wiring pattern 6 Resist layer 7 Opening part 8 Conductive hole 9 Via hole 10 Wiring pattern 11 Wiring pattern

Claims (1)

両面銅張積層板を用いて一方の導体層に所要の配線パターン及び両面の導通用孔をウエットエッチング手法を用いて穴加工を行う際のマスク層となる導通用配線パターンを予め形成し、次いで、前記導通用配線パターンにより形成される開口よりも大きな開口部を有するレジスト層を前記導通用配線パターン及び他の配線パターン上に設け、ウエットエッチング手法を用いて前記開口部に位置する絶縁べース材を除去して導通用孔を形成し、更に前記レジスト層を残したまま導電化処理を行い、前記レジスト層表面の導電化層を選択的に除去した後、他方の導体層から電流を流し、電気メッキを施してビアホールを形成するする工程を含む両面可撓性回路基板の製造法。Using a double-sided copper-clad laminate, preliminarily form a conductive wiring pattern that becomes a mask layer when drilling a required wiring pattern and a conductive hole on both sides in one conductor layer using a wet etching technique, A resist layer having an opening larger than the opening formed by the conductive wiring pattern is provided on the conductive wiring pattern and another wiring pattern, and an insulating board positioned in the opening using a wet etching technique. The conductive material is removed by removing the conductive material and conducting the conductive process while leaving the resist layer, and after selectively removing the conductive layer on the surface of the resist layer, a current is supplied from the other conductive layer. A method of manufacturing a double-sided flexible circuit board, including a step of forming a via hole by pouring and electroplating.
JP2001177975A 2001-06-13 2001-06-13 Manufacturing method of double-sided flexible circuit board Expired - Fee Related JP4350922B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001177975A JP4350922B2 (en) 2001-06-13 2001-06-13 Manufacturing method of double-sided flexible circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001177975A JP4350922B2 (en) 2001-06-13 2001-06-13 Manufacturing method of double-sided flexible circuit board

Publications (2)

Publication Number Publication Date
JP2002368380A JP2002368380A (en) 2002-12-20
JP4350922B2 true JP4350922B2 (en) 2009-10-28

Family

ID=19018743

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001177975A Expired - Fee Related JP4350922B2 (en) 2001-06-13 2001-06-13 Manufacturing method of double-sided flexible circuit board

Country Status (1)

Country Link
JP (1) JP4350922B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5497524B2 (en) * 2010-04-20 2014-05-21 旭化成イーマテリアルズ株式会社 Manufacturing method of flexible wiring board
JP2012169346A (en) * 2011-02-10 2012-09-06 Asahi Kasei E-Materials Corp Method of manufacturing flexible wiring board and flexible wiring board
JP2013219144A (en) * 2012-04-06 2013-10-24 Sumitomo Electric Printed Circuit Inc Flexible printed wiring board and manufacturing method of the same
JP5644849B2 (en) * 2012-12-27 2014-12-24 大日本印刷株式会社 Magnetic head suspension
JP6161293B2 (en) * 2013-01-11 2017-07-12 旭化成株式会社 Manufacturing method of flexible wiring board

Also Published As

Publication number Publication date
JP2002368380A (en) 2002-12-20

Similar Documents

Publication Publication Date Title
KR100783340B1 (en) Method for production of interposer for mounting semiconductor element
JP5379281B2 (en) Method for manufacturing printed circuit board
EP3386282A1 (en) Multilayer printed wiring board and method for manufacturing same
JP4350922B2 (en) Manufacturing method of double-sided flexible circuit board
KR100313611B1 (en) Method of fablicating PCB
JPH04100294A (en) Manufacture of printed wiring board
EP0476065B1 (en) Method for improving the insulation resistance of printed circuits
JP2003078234A (en) Printed wiring board and method of manufacturing the same
CN115066109B (en) Flexible circuit board with electroplated hard gold isolated pad and manufacturing method thereof
KR20030073919A (en) The fabrication method of multi-layer printed circuit board using single etching semi-additive process
US5221418A (en) Method for improving the surface insulation resistance of printed circuits
JP3958639B2 (en) Flexible circuit board and manufacturing method thereof
JP2002266087A5 (en)
JP4267807B2 (en) Method for forming fine through hole on circuit board
JP2003008170A (en) Method of manufacturing double-sided flexible circuit board
KR100787385B1 (en) How to conduct electrolytic gold plating on a printed circuit board without leads
KR100525224B1 (en) Plating Cu,Ni and Au on PCB in a single process
JP2003129259A (en) Selective etching method for copper film or copper-base film, and selective etching apparatus
JP4252227B2 (en) Manufacturing method of double-sided flexible circuit board
JP2006049642A (en) Method of manufacturing double-sided interconnection tape carrier and tape carrier manufactured thereby
JPH05299836A (en) Printed wiring board and manufacture thereof
JPH118465A (en) Manufacture of printed wiring board through additive method
JPH0645729A (en) Manufacturing method of printed-wiring board
KR101085476B1 (en) Printed Circuit Board Manufacturing Method
JP2002094217A (en) Manufacturing method of printed wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060510

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090310

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090714

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090723

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120731

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4350922

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120731

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130731

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees