Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4440141B2 - Receiving machine - Google Patents
[go: Go Back, main page]

JP4440141B2 - Receiving machine - Google Patents

Receiving machine Download PDF

Info

Publication number
JP4440141B2
JP4440141B2 JP2005050178A JP2005050178A JP4440141B2 JP 4440141 B2 JP4440141 B2 JP 4440141B2 JP 2005050178 A JP2005050178 A JP 2005050178A JP 2005050178 A JP2005050178 A JP 2005050178A JP 4440141 B2 JP4440141 B2 JP 4440141B2
Authority
JP
Japan
Prior art keywords
frequency error
adaptive equalization
receiver
frequency
error correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005050178A
Other languages
Japanese (ja)
Other versions
JP2006238091A (en
Inventor
博嗣 久保
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2005050178A priority Critical patent/JP4440141B2/en
Publication of JP2006238091A publication Critical patent/JP2006238091A/en
Application granted granted Critical
Publication of JP4440141B2 publication Critical patent/JP4440141B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Description

本発明は、適応等化器を備えた受信側の通信装置(以下、受信機と呼ぶ)に関するものであり、特に、適応等化処理後の信号を用いて周波数誤差を推定する受信機に関するものである。   The present invention relates to a receiving-side communication apparatus (hereinafter referred to as a receiver) provided with an adaptive equalizer, and more particularly to a receiver that estimates a frequency error using a signal after adaptive equalization processing. It is.

以下、適応等化器を備えた従来の受信機について説明する。無線通信などにおいて、遅延波などの影響が無視できず符号間干渉が生じた場合に対応可能な技術として、適応等化処理がある。特に、適応等化器の動作を安定的に実行するために、周波数誤差を除去することが重要となる。   Hereinafter, a conventional receiver including an adaptive equalizer will be described. In wireless communication or the like, there is adaptive equalization processing as a technique that can cope with the case where the influence of delay waves or the like cannot be ignored and intersymbol interference occurs. In particular, it is important to remove the frequency error in order to stably execute the operation of the adaptive equalizer.

適応等化器を備えた従来の受信機の具体例としては、下記非特許文献1に記載の受信機がある。ここで、従来の受信機の動作を簡単に説明する。まず、受信機では、符号間干渉を受けた受信信号を用いて伝送路特性が推定される。上記受信信号には、同期語と呼ばれる予め決まった系列が挿入されており、この既知系列を用いて伝送路特性が推定される。   A specific example of a conventional receiver including an adaptive equalizer is a receiver described in Non-Patent Document 1 below. Here, the operation of the conventional receiver will be briefly described. First, in the receiver, the transmission path characteristic is estimated using the received signal that has received the intersymbol interference. A predetermined sequence called a synchronization word is inserted in the received signal, and the channel characteristics are estimated using this known sequence.

また、受信信号は、受信機内のMF(整合フィルタ)回路にも入力される。MF回路は、伝送路特性を時間的に逆にして複素共役を取ったタップ係数を有するトランスバーサルフィルタであり、標本化点でのSN比を最大とする(符号間干渉に起因する干渉はサイドローブとして残留する)。この受信機では、MF回路出力に、符号間干渉に起因するサイドローブが生じないと近似して、周波数誤差の除去を実施する。すなわち、逓倍回路にてMF回路出力の変調成分を除去した後、周波数誤差を推定し、この推定値を用いて周波数誤差を除去している。   The received signal is also input to an MF (matched filter) circuit in the receiver. The MF circuit is a transversal filter having tap coefficients obtained by taking complex conjugates by reversing the transmission path characteristics in terms of time, and maximizing the SN ratio at the sampling point (interference caused by intersymbol interference is side effects). Remains as a lobe). In this receiver, frequency error elimination is performed by approximating that no side lobe caused by intersymbol interference occurs in the MF circuit output. That is, the frequency error is estimated after removing the modulation component of the MF circuit output by the multiplication circuit, and the frequency error is removed using this estimated value.

そして、上記受信機では、周波数誤差が除去された信号に対して、所定の適応等化処理および復調処理を行い、最終的に復調後の信号を出力している。このように、上記従来の受信機では、周波数誤差を除去する前に推定した伝送路特性を利用して、適応等化処理および復調処理が行われることになる。   The receiver performs predetermined adaptive equalization processing and demodulation processing on the signal from which the frequency error has been removed, and finally outputs a demodulated signal. As described above, in the conventional receiver, adaptive equalization processing and demodulation processing are performed using transmission path characteristics estimated before removing the frequency error.

岡ノ上他著「TDMAディジタル移動通信における周波数オフセット補正機能を有するMLSE受信機の構成」,電子情報通信学会論文誌B,pp.736-744,1990年Okanoue et al., “Configuration of MLSE receiver with frequency offset correction function in TDMA digital mobile communication”, IEICE Transactions B, pp.736-744, 1990

しかしながら、上記非特許文献1に記載の受信機は、下記に示す問題点があった。
(1)周波数誤差を推定する信号に、符号間干渉に起因する干渉が残留しているので、周波数推定精度が低下する。
(2)適応等化に用いる伝送路特性が周波数誤差除去前に推定した伝送路特性であるため、適応等化の動作特性が劣化する。
However, the receiver described in Non-Patent Document 1 has the following problems.
(1) Since interference due to intersymbol interference remains in the signal for estimating the frequency error, the frequency estimation accuracy decreases.
(2) Since the transmission path characteristic used for adaptive equalization is the transmission path characteristic estimated before removing the frequency error, the operation characteristic of adaptive equalization deteriorates.

本発明は、上記に鑑みてなされたものであって、より高い周波数推定精度を実現し、さらにより良好な適応等化の動作特性を得ることが可能な受信機を得ることを目的とする。   The present invention has been made in view of the above, and an object of the present invention is to obtain a receiver that can realize higher frequency estimation accuracy and obtain better operational characteristics of adaptive equalization.

上述した課題を解決し、目的を達成するために、本発明にかかる受信機は、無線通信における受信機であって、受信信号に含まれる既知系列を用いて所定の適応等化処理を実施する第1の適応等化手段と、前記第1の適応等化手段出力から周波数誤差を推定する第1の周波数誤差推定手段と、前記第1の周波数誤差推定手段による周波数誤差推定値に基づいて、受信信号に対して周波数補正を実施する第1の周波数誤差補正手段と、前記第1の周波数誤差補正手段による周波数誤差補正値に対して所定の適応等化処理を実施する第2の適応等化手段と、前記第2の適応等化手段出力を復調する復調手段と、を備えることを特徴とする。   In order to solve the above-described problems and achieve the object, a receiver according to the present invention is a receiver in wireless communication, and performs a predetermined adaptive equalization process using a known sequence included in a received signal. Based on the first adaptive equalization means, the first frequency error estimation means for estimating the frequency error from the output of the first adaptive equalization means, and the frequency error estimation value by the first frequency error estimation means, First frequency error correction means for performing frequency correction on the received signal, and second adaptive equalization for performing predetermined adaptive equalization processing on the frequency error correction value by the first frequency error correction means Means, and demodulation means for demodulating the output of the second adaptive equalization means.

この発明によれば、符号間干渉成分が抑圧された信号を用いて、周波数誤差を推定することとした。また、適応等化に周波数誤差除去後の信号を用いることとした。   According to the present invention, the frequency error is estimated using the signal in which the intersymbol interference component is suppressed. In addition, the signal after frequency error removal is used for adaptive equalization.

この発明によれば、符号間干渉成分が抑圧された信号を用いて周波数誤差を推定することとしたので、より高い周波数推定精度を実現することができる、という効果を奏する。また、適応等化に用いる伝送路特性が周波数誤差除去後の伝送路特性であるため、より良好な適応等化の動作特性を得ることができる、という効果を奏する。   According to the present invention, since the frequency error is estimated using the signal in which the intersymbol interference component is suppressed, there is an effect that higher frequency estimation accuracy can be realized. In addition, since the transmission path characteristic used for adaptive equalization is the transmission path characteristic after frequency error removal, it is possible to obtain better adaptive equalization operation characteristics.

以下に、本発明にかかる通信装置(以下、受信機と呼ぶ)の実施の形態を図面に基づいて詳細に説明する。なお、この実施の形態によりこの発明が限定されるものではない。   Embodiments of a communication apparatus (hereinafter referred to as a receiver) according to the present invention will be described below in detail with reference to the drawings. Note that the present invention is not limited to the embodiments.

実施の形態1.
図1は、本発明にかかる受信機の構成例を示す図であり、この受信機は、適応等化回路3,周波数誤差推定回路4,周波数誤差補正回路5から構成される周波数誤差補正ブロック6と、適応等化回路7と、復調回路8と、を備えている。
Embodiment 1 FIG.
FIG. 1 is a diagram showing a configuration example of a receiver according to the present invention. This receiver has a frequency error correction block 6 comprising an adaptive equalization circuit 3, a frequency error estimation circuit 4, and a frequency error correction circuit 5. And an adaptive equalization circuit 7 and a demodulation circuit 8.

上記受信機は、受信信号入力端子1から符号間干渉を受けた受信信号を受け取り、適応等化回路3が、受け取った受信信号に対して既知の等化処理を実施する。また、周波数誤差推定回路4が、適応等化出力を利用して周波数誤差を推定する。そして、周波数誤差補正回路5が、周波数誤差推定値を用いて受信信号の周波数誤差を補正する。これらの適応等化回路3、周波数誤差推定回路4および周波数誤差補正回路5のブロックを周波数誤差補正ブロック6と呼ぶ。   The receiver receives a reception signal subjected to intersymbol interference from the reception signal input terminal 1, and the adaptive equalization circuit 3 performs a known equalization process on the received reception signal. Further, the frequency error estimation circuit 4 estimates the frequency error using the adaptive equalization output. Then, the frequency error correction circuit 5 corrects the frequency error of the received signal using the frequency error estimated value. These blocks of the adaptive equalization circuit 3, the frequency error estimation circuit 4, and the frequency error correction circuit 5 are referred to as a frequency error correction block 6.

ここで、上記適応等化回路3および周波数誤差推定回路4の動作をより詳細に説明する。受信信号には、図2に示すように、同期語と呼ばれる予め決まった系列(既知系列)が挿入されており、適応等化回路3では、この既知系列を用いて等化パラメータを推定し、適応等化処理を実施する。適応等化出力は、符号間干渉が除去された信号となる。そして、周波数誤差推定回路4では、この適応等化出力を用いて、たとえば、H.Kubo他「A multiple open-loop frequency estimation based on differential detection for MPSK」IEICE Transactions on Communications,pp.136-144,1999に記載されているように、逓倍処理した信号に対して、遅延検波を行うことにより実施する。また、図3のように、受信信号にパイロット信号が挿入されている場合は、パイロット信号と同期信号のみを用いて、逓倍処理なく周波数誤差を推定できる(同文献の無変調信号に相当)。   Here, the operations of the adaptive equalization circuit 3 and the frequency error estimation circuit 4 will be described in more detail. As shown in FIG. 2, a predetermined sequence called a synchronization word (known sequence) is inserted in the received signal, and the adaptive equalization circuit 3 estimates an equalization parameter using this known sequence, Perform adaptive equalization processing. The adaptive equalization output is a signal from which intersymbol interference is removed. Then, the frequency error estimation circuit 4 uses this adaptive equalization output, for example, H. Kubo et al. “A multiple open-loop frequency estimation based on differential detection for MPSK” IEICE Transactions on Communications, pp. 136-144, As described in 1999, this is performed by performing delay detection on the multiplied signal. Also, as shown in FIG. 3, when a pilot signal is inserted in the received signal, the frequency error can be estimated without using a multiplication process using only the pilot signal and the synchronization signal (corresponding to the unmodulated signal in the same document).

つづいて、周波数誤差補正ブロック6にて周波数誤差を補正後、適応等化回路7では、補正後の信号に対して、既知の適応等化処理を実施し、最後に、復調回路8が、当該等化処理結果に対する判定値2を出力する。   Subsequently, after correcting the frequency error in the frequency error correction block 6, the adaptive equalization circuit 7 performs a known adaptive equalization process on the corrected signal. Finally, the demodulation circuit 8 A determination value 2 for the equalization processing result is output.

このように、本実施の形態においては、適応等化処理後の信号(適応等化回路3の出力)、すなわち、符号間干渉成分が抑圧された信号を用いて、周波数誤差を推定することとしたので、より高い周波数推定精度を実現することができる。また、適応等化(適応等化回路7の処理)に用いる伝送路特性が周波数誤差除去後の伝送路特性であるため、より良好な適応等化の動作特性を得ることができる。   Thus, in the present embodiment, the frequency error is estimated using the signal after the adaptive equalization processing (output of the adaptive equalization circuit 3), that is, the signal in which the intersymbol interference component is suppressed. Therefore, higher frequency estimation accuracy can be realized. Further, since the transmission path characteristic used for adaptive equalization (processing of the adaptive equalization circuit 7) is the transmission path characteristic after removing the frequency error, better adaptive equalization operation characteristics can be obtained.

なお、本実施の形態においては、上記構成に限らず、たとえば、周波数誤差補正ブロック6を複数段にわたって縦続接続することにより、さらに、良好な結果を得ることができる。また、本実施の形態においては、上記適応等化回路の一例として、たとえば、受信信号に対してトランスバーサルフィルタを用いて符号間干渉成分を抑圧する「線形等化器」があげられる。また、「判定帰還型等化器」を採用することも可能である。   In the present embodiment, the present invention is not limited to the above configuration, and for example, better results can be obtained by cascading the frequency error correction blocks 6 in a plurality of stages. Further, in the present embodiment, as an example of the adaptive equalization circuit, for example, a “linear equalizer” that suppresses an intersymbol interference component using a transversal filter with respect to a received signal can be cited. It is also possible to employ a “decision feedback equalizer”.

実施の形態2.
つづいて、実施の形態2の受信機について説明する。本実施の形態は、前述した実施の形態1をさらに拡張したものである。なお、前述した図1と同様の構成(周波数誤差補正ブロック6,適応等化回路7および復調回路8)については同一の符号を付してその説明を省略する。ここでは、前述した実施の形態1と異なる処理についてのみ説明する。
Embodiment 2. FIG.
Next, the receiver according to the second embodiment will be described. This embodiment is a further extension of the first embodiment described above. It should be noted that the same configuration (frequency error correction block 6, adaptive equalization circuit 7 and demodulation circuit 8) as in FIG. Here, only processing different from that of the first embodiment will be described.

図4は、本発明にかかる受信機の構成例を示す図であり、この受信機は、実施の形態1の構成に加えて、さらに、周波数誤差推定回路9および周波数誤差補正回路10を含んでいる。たとえば、適応等化回路7と復調回路8の間に、周波数誤差推定回路9および周波数誤差補正回路10を挿入し、適応等化回路7の出力信号に対して周波数誤差推定およびその補正を行う。なお、周波数誤差推定回路9による周波数誤差推定処理は、前述した周波数誤差推定回路4と同等の処理を行う。   FIG. 4 is a diagram showing a configuration example of a receiver according to the present invention. This receiver further includes a frequency error estimation circuit 9 and a frequency error correction circuit 10 in addition to the configuration of the first embodiment. Yes. For example, a frequency error estimation circuit 9 and a frequency error correction circuit 10 are inserted between the adaptive equalization circuit 7 and the demodulation circuit 8 to perform frequency error estimation and correction on the output signal of the adaptive equalization circuit 7. The frequency error estimation process by the frequency error estimation circuit 9 is equivalent to the frequency error estimation circuit 4 described above.

これにより、周波数誤差をさらに高精度に推定でき、ひいては復調回路8の復調特性をさらに改善することができる。   As a result, the frequency error can be estimated with higher accuracy, and the demodulation characteristics of the demodulation circuit 8 can be further improved.

以上のように、本発明にかかる受信機は、符号間干渉によるひずみにより受信特性が劣化する可能性のあるシステムに有用であり、特に、当該符号間干渉に対応した適応等化器を備える受信機に適している。   As described above, the receiver according to the present invention is useful for a system in which reception characteristics may be deteriorated due to distortion due to intersymbol interference, and in particular, reception including an adaptive equalizer corresponding to the intersymbol interference. Suitable for machine.

本発明にかかる受信機の構成例(実施の形態1)を示す図である。It is a figure which shows the structural example (Embodiment 1) of the receiver concerning this invention. 受信信号の一例を示す図である。It is a figure which shows an example of a received signal. 受信信号の一例を示す図である。It is a figure which shows an example of a received signal. 本発明にかかる受信機の構成例(実施の形態2)を示す図である。It is a figure which shows the structural example (Embodiment 2) of the receiver concerning this invention.

符号の説明Explanation of symbols

1 受信信号入力端子
2 判定値
3 適応等化回路
4 周波数誤差推定回路
5 周波数誤差補正回路
6 周波数誤差補正ブロック
7 適応等化回路
8 復調回路
9 周波数誤差推定回路
10 周波数誤差補正回路
DESCRIPTION OF SYMBOLS 1 Reception signal input terminal 2 Determination value 3 Adaptive equalization circuit 4 Frequency error estimation circuit 5 Frequency error correction circuit 6 Frequency error correction block 7 Adaptive equalization circuit 8 Demodulation circuit 9 Frequency error estimation circuit 10 Frequency error correction circuit

Claims (3)

無線通信における受信側の通信装置(受信機)において、
受信信号に含まれる既知系列を用いて所定の適応等化処理を実施する第1の適応等化手段と、
前記第1の適応等化手段出力から周波数誤差を推定する第1の周波数誤差推定手段と、
前記第1の周波数誤差推定手段による周波数誤差推定値に基づいて、受信信号に対して周波数補正を実施する第1の周波数誤差補正手段と、
前記第1の周波数誤差補正手段による周波数誤差補正値に対して所定の適応等化処理を実施する第2の適応等化手段と、
前記第2の適応等化手段出力を復調する復調手段と、
を備えることを特徴とする受信機。
In the communication device (receiver) on the receiving side in wireless communication,
First adaptive equalization means for performing predetermined adaptive equalization processing using a known sequence included in the received signal;
First frequency error estimation means for estimating a frequency error from the output of the first adaptive equalization means;
First frequency error correcting means for performing frequency correction on the received signal based on the frequency error estimated value by the first frequency error estimating means;
Second adaptive equalization means for performing a predetermined adaptive equalization process on the frequency error correction value by the first frequency error correction means;
Demodulation means for demodulating the output of the second adaptive equalization means;
A receiver comprising:
無線通信における受信側の通信装置(受信機)において、
受信信号に含まれる既知系列を用いて所定の適応等化処理を実施する第1の適応等化手段と、
前記第1の適応等化手段出力から周波数誤差を推定する第1の周波数誤差推定手段と、
前記第1の周波数誤差推定手段による周波数誤差推定値に基づいて、受信信号に対して周波数補正を実施する第1の周波数誤差補正手段と、
前記第1の周波数誤差補正手段による周波数誤差補正値に対して所定の適応等化処理を実施する第2の適応等化手段と、
前記第2の適応等化手段出力から周波数誤差を推定する第2の周波数誤差推定手段と、
前記第2の周波数誤差推定手段による周波数誤差推定値に基づいて、前記第2の適応等化手段出力に対して周波数補正を実施する第2の周波数誤差補正手段と、
前記第2の周波数誤差補正手段による周波数誤差補正値を復調する復調手段と、
を備えることを特徴とする受信機。
In the communication device (receiver) on the receiving side in wireless communication,
First adaptive equalization means for performing predetermined adaptive equalization processing using a known sequence included in the received signal;
First frequency error estimation means for estimating a frequency error from the output of the first adaptive equalization means;
First frequency error correcting means for performing frequency correction on the received signal based on the frequency error estimated value by the first frequency error estimating means;
Second adaptive equalization means for performing a predetermined adaptive equalization process on the frequency error correction value by the first frequency error correction means;
Second frequency error estimation means for estimating a frequency error from the output of the second adaptive equalization means;
Second frequency error correction means for performing frequency correction on the output of the second adaptive equalization means based on the frequency error estimated value by the second frequency error estimation means;
Demodulation means for demodulating a frequency error correction value by the second frequency error correction means;
A receiver comprising:
前記第1の適応等化手段、前記第1の周波数誤差推定手段および前記第1の周波数誤差補正手段を周波数誤差補正ブロックとし、
当該周波数誤差補正ブロックを所定数にわたって縦続接続することを特徴とする請求項1または2に記載の受信機。


The first adaptive equalization means, the first frequency error estimation means, and the first frequency error correction means are frequency error correction blocks,
3. The receiver according to claim 1, wherein the frequency error correction blocks are cascaded over a predetermined number.


JP2005050178A 2005-02-25 2005-02-25 Receiving machine Expired - Fee Related JP4440141B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005050178A JP4440141B2 (en) 2005-02-25 2005-02-25 Receiving machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005050178A JP4440141B2 (en) 2005-02-25 2005-02-25 Receiving machine

Publications (2)

Publication Number Publication Date
JP2006238091A JP2006238091A (en) 2006-09-07
JP4440141B2 true JP4440141B2 (en) 2010-03-24

Family

ID=37045253

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005050178A Expired - Fee Related JP4440141B2 (en) 2005-02-25 2005-02-25 Receiving machine

Country Status (1)

Country Link
JP (1) JP4440141B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019234875A1 (en) * 2018-06-07 2019-12-12 三菱電機株式会社 Receiver

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019234875A1 (en) * 2018-06-07 2019-12-12 三菱電機株式会社 Receiver
JPWO2019234875A1 (en) * 2018-06-07 2020-12-17 三菱電機株式会社 Receiving machine

Also Published As

Publication number Publication date
JP2006238091A (en) 2006-09-07

Similar Documents

Publication Publication Date Title
US5848105A (en) GMSK signal processors for improved communications capacity and quality
US9209843B2 (en) Fine phase estimation for highly spectrally efficient communications
US6625236B1 (en) Methods and systems for decoding symbols by combining matched-filtered samples with hard symbol decisions
EP1000490B1 (en) Methods and apparatus for joint demodulation of adjacent channel signals in digital communications systems
JP3237827B2 (en) Wireless data communication terminal
US7643548B2 (en) Iterative forward-backward parameter estimation
CN101138151A (en) Wireless communication device and related method providing enhanced block equalization
US7526022B2 (en) Low complexity equalizer
EP1492288B1 (en) Multiuser detection for wireless communications systems in the presence of Interference
US11196459B2 (en) Reception device, reception signal processing method, control circuit, and recording medium
CN101138150A (en) Wireless communication device and related method for performing block equalization based on previous, current and/or future autocorrelation matrix estimation
US20150222456A1 (en) Throughput scaling in a receiver
JPH05199143A (en) Adaptive equalizing method for decreasing inter- ference between symbols, receiver for performing method thereof and application system thereof
JP4440141B2 (en) Receiving machine
KR101220717B1 (en) Method and system for channel equalization
CA2268272A1 (en) Signal processing apparatus employing the spectral property of the signal
US20070002979A1 (en) Iterative channel estimation using pilot signals
JPWO2006090438A1 (en) Receiver
JP6603252B2 (en) Wireless communication apparatus and reception processing method
EP2025087B1 (en) Timing errors
KR101059878B1 (en) Timing offset compensation method of interference cancellation receiver
EP2507909B1 (en) Detection of radio signals in a receiver
RU2392761C2 (en) Iterative frequency correction using taught sequence and data bits
US7646832B2 (en) Signal receiver
JPH088786A (en) Adaptive equalizer

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070906

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091005

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091020

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091202

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100105

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100106

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130115

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130115

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees