Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4451119B2 - Voltage controlled oscillator - Google Patents
[go: Go Back, main page]

JP4451119B2 - Voltage controlled oscillator - Google Patents

Voltage controlled oscillator Download PDF

Info

Publication number
JP4451119B2
JP4451119B2 JP2003394878A JP2003394878A JP4451119B2 JP 4451119 B2 JP4451119 B2 JP 4451119B2 JP 2003394878 A JP2003394878 A JP 2003394878A JP 2003394878 A JP2003394878 A JP 2003394878A JP 4451119 B2 JP4451119 B2 JP 4451119B2
Authority
JP
Japan
Prior art keywords
conductor
controlled oscillator
strip line
voltage controlled
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003394878A
Other languages
Japanese (ja)
Other versions
JP2005159692A (en
Inventor
浩樹 能味
康博 五十嵐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP2003394878A priority Critical patent/JP4451119B2/en
Priority to US10/990,025 priority patent/US7142068B2/en
Priority to EP04027441A priority patent/EP1536553A1/en
Priority to CNB2004100950937A priority patent/CN100472938C/en
Publication of JP2005159692A publication Critical patent/JP2005159692A/en
Application granted granted Critical
Publication of JP4451119B2 publication Critical patent/JP4451119B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P7/00—Resonators of the waveguide type
    • H01P7/08—Strip line resonators
    • H01P7/084—Triplate line resonators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H03B5/18—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising distributed inductance and capacitance
    • H03B5/1841—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising distributed inductance and capacitance the frequency-determining element being a strip line resonator
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/025—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance
    • H05K1/0253—Impedance adaptations of transmission lines by special lay-out of power planes, e.g. providing openings
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298—Multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/0929—Conductive planes
    • H05K2201/093—Layout of power planes, ground planes or power supply conductors, e.g. having special clearance holes therein
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/0969—Apertured conductors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)

Description

本発明は携帯電話機等に使用して好適な電圧制御発振器に関する。   The present invention relates to a voltage controlled oscillator suitable for use in a mobile phone or the like.

従来の電圧制御発振器の図面を説明すると、図１３は従来の電圧制御発振器の分解斜視図、図１４は従来の電圧制御発振器の要部の断面図である。   FIG. 13 is an exploded perspective view of a conventional voltage controlled oscillator, and FIG. 14 is a cross-sectional view of a main part of the conventional voltage controlled oscillator.

次に、従来の電圧制御発振器の構成を図１３，図１４に基づいて説明すると、回路基板５１は、複数枚の薄い絶縁板５２が積層されて構成され、この回路基板５１の表面５１ａには、導電パターンからなる配線パターン５３が設けられ、また、この回路基板５１の裏面５１ｂ全体には、導電パターンからなる接地用導体５４が設けられている。   Next, the configuration of the conventional voltage controlled oscillator will be described with reference to FIGS. 13 and 14. The circuit board 51 is configured by laminating a plurality of thin insulating plates 52, and a surface 51 a of the circuit board 51 is formed on the surface 51 a. A wiring pattern 53 made of a conductive pattern is provided, and a grounding conductor 54 made of a conductive pattern is provided on the entire back surface 51b of the circuit board 51.

また、回路基板５１の内層には、導電パターンからなるＬ字状の共振用のストリップライン５５が設けられ、このストリップライン５５は、両端部に接続部５５ａ、５５ｂが設けられている。
そして、ストリップライン５５の裏面全体は、接地用導体５４に対向し、また、ストリップライン５５の接続部５５ａは、接地用導体５４に接続されると共に、接続部５５ｂは、配線パターン５２に接続されている。 Further, an L-shaped resonance strip line 55 made of a conductive pattern is provided on the inner layer of the circuit board 51, and the strip line 55 is provided with connecting portions 55a and 55b at both ends.
The entire back surface of the strip line 55 faces the grounding conductor 54, and the connection part 55 a of the strip line 55 is connected to the grounding conductor 54 and the connection part 55 b is connected to the wiring pattern 52. ing.

更に、配線パターン５３とストリップライン５５との間に位置する回路基板５１の内層には、導電パターンからなる接地用パターン５６が設けられ、この接地用パターン５６には、ストリップライン５５の表面と対向する位置に設けられた導体削除部５６ａが設けられている。   Furthermore, a grounding pattern 56 made of a conductive pattern is provided in the inner layer of the circuit board 51 located between the wiring pattern 53 and the stripline 55, and this grounding pattern 56 is opposed to the surface of the stripline 55. A conductor deleting portion 56a provided at a position to be provided is provided.

そして、接地用パターン５６は、導体削除部５６ａがストリップライン５５の全表面と対向した状態になると共に、接地用パターン５６が裏面の接地用導体５４に接続された状態となっている。   The grounding pattern 56 is in a state in which the conductor removal portion 56a is opposed to the entire surface of the stripline 55, and the grounding pattern 56 is connected to the grounding conductor 54 on the back surface.

また、回路基板５１の表面５１ａには、コンデンサ５７ａを含む種々の電子部品５７が搭載されて、所望の電気回路（発振回路）が形成されており、電子部品５７が搭載された際、コンデンサ５７ａは、ストリップライン５５の接続部５５ｂに接続された構成となっている。（例えば、特許文献１参照）   Various electronic components 57 including a capacitor 57a are mounted on the surface 51a of the circuit board 51 to form a desired electric circuit (oscillation circuit). When the electronic component 57 is mounted, the capacitor 57a Is configured to be connected to the connecting portion 55 b of the stripline 55. (For example, see Patent Document 1)

しかし、このような従来の電圧制御発振器において、ストリップライン５５の表面側には、接地用パターン５６を無くして、ストリップライン５５の裏面全体を接地用導体５４に対向させた構成によって、インダクタンスとＱの低下が少ないが、導体削除部５６ａによってストリップライン５５の表面全体が回路基板５１の表面５１ａと対向するため、ストリップライン５５と配線パターン５３との間のシールド特性が悪化する。   However, in such a conventional voltage controlled oscillator, the grounding pattern 56 is not provided on the front surface side of the stripline 55, and the entire back surface of the stripline 55 is opposed to the grounding conductor 54, whereby the inductance and Q However, since the entire surface of the stripline 55 is opposed to the surface 51a of the circuit board 51 by the conductor removal portion 56a, the shield characteristic between the stripline 55 and the wiring pattern 53 is deteriorated.

特開平５−１３６６１２号公報JP-A-5-136612

従来の電圧制御発振器は、接地用パターン５６に設けられた導体削除部５６ａによってストリップライン５５の表面全体が回路基板５１の表面５１ａと対向するため、ストリップライン５５と配線パターン５３との間のシールド特性が悪化するという問題がある。   In the conventional voltage controlled oscillator, since the entire surface of the strip line 55 is opposed to the surface 51 a of the circuit board 51 by the conductor removing portion 56 a provided in the grounding pattern 56, the shield between the strip line 55 and the wiring pattern 53 is used. There is a problem that the characteristics deteriorate.

そこで、本発明はストリップラインと配線パターンとの間のシールド特性が良好で、インダクタンスとＱの低下が少ない電圧制御発振器を提供することを目的とする。   SUMMARY OF THE INVENTION An object of the present invention is to provide a voltage controlled oscillator that has good shielding characteristics between a strip line and a wiring pattern, and has little reduction in inductance and Q.

上記課題を解決するための第１の解決手段として、複数の絶縁板が積層されて形成された回路基板と、この回路基板の表面に形成された配線パターンと、前記回路基板の表面に搭載された電子部品と、前記回路基板の内層に設けられた共振用のストリップラインと、前記配線パターンと前記ストリップラインとの間に位置する前記回路基板の内層に形成された接地用パターンと、前記回路基板の裏面に設けられた接地用導体とを備え、前記ストリップラインは、間隔を置いて互いに対向した状態で配置された一対の導体と、この一対の導体の一端側に設けられた接続部と、前記一対の導体の他端部同士を繋ぐ連結導体とを有して、コ字状に形成されており、前記接地用パターンは、導体削除部を有しており、当該導体削除部を前記ストリップラインのコ字状の内側に位置する内辺の全辺に対向した状態で、前記ストリップラインは、前記接地用パターンと対向させられている構成とした。 As a first means for solving the above problems, a circuit board formed by laminating a plurality of insulating plates, a wiring pattern formed on the surface of the circuit board, and mounted on the surface of the circuit board An electronic component, a stripline for resonance provided in an inner layer of the circuit board, a grounding pattern formed in an inner layer of the circuit board located between the wiring pattern and the stripline, and the circuit A grounding conductor provided on the back surface of the substrate, and the stripline includes a pair of conductors arranged in a state of being opposed to each other at an interval, and a connection portion provided on one end side of the pair of conductors. A connecting conductor that connects the other ends of the pair of conductors, and is formed in a U shape, and the grounding pattern has a conductor deleted portion, and the conductor deleted portion is strip While facing the entire edge of Uchihen located inside the in-channel-shaped, wherein the strip line has a configuration which is allowed to face the ground pattern.

また、第３の解決手段として、前記ストリップラインには、電流密度の高い部分に周波数調整用の切り溝が設けられた構成とした。
また、第４の解決手段として、前記切り溝が前記導体削除部の範囲内で形成された構成とした。 Further, as a third solution, the strip line is configured such that a frequency adjusting cut groove is provided in a portion having a high current density.
As a fourth solving means, the cut groove is formed within the range of the conductor removal portion.

また、第５の解決手段として、前記ストリップラインの前記連結導体には、前記接続部側と反対側の辺から突出する帯状の突出導体が設けられた構成とした。
また、第６の解決手段として、前記ストリップラインには、電流密度の高い部分である前記連結導体を横切って、且つ、突出導体に至る周波数調整用の切り溝が設けられた構成とした。
また、第７の解決手段として、前記切り溝が前記導体削除部の範囲内で形成された構成とした。 As a fifth solution, the connecting conductor of the strip line is provided with a strip-shaped protruding conductor that protrudes from the side opposite to the connection portion.
As a sixth solution, the strip line is provided with a frequency adjusting cut groove across the connecting conductor, which is a portion having a high current density, and reaching the protruding conductor.
Further, as a seventh solving means, the cut groove is formed within the range of the conductor deleted portion.

また、第８の解決手段として、前記導体削除部と対向する位置に配置される前記配線パターンは、接地用配線パターンと直流用配線パターンとの少なくとも一方によって形成された構成とした。 Further, as solving means of the eighth, the wiring pattern positioned in front Symbol conductor deletion portion facing the position, has a configuration which is formed by at least one of the DC wiring pattern and the grounding wiring pattern.

本発明の電圧制御発振器は、複数の絶縁板が積層されて形成された回路基板と、この回路基板の表面に形成された配線パターンと、前記回路基板の表面に搭載された電子部品と、前記回路基板の内層に設けられた共振用のストリップラインと、前記配線パターンと前記ストリップラインとの間に位置する前記回路基板の内層に形成された接地用パターンと、前記回路基板の裏面に設けられた接地用導体とを備え、前記ストリップラインは、間隔を置いて互いに対向した状態で配置された一対の導体と、この一対の導体の一端側に設けられた接続部と、前記一対の導体の他端部同士を繋ぐ連結導体とを有して、コ字状に形成されており、前記接地用パターンは、導体削除部を有しているとともに、当該導体削除部を前記ストリップラインのコ字状の内側に位置する内辺の全辺に対向した状態で、前記接地用パターンと対向させられている構成とした。
このように、接地用パターンの導体削除部がストリップラインの電流密度の高い部分である前記内辺の全辺に対向しているため、インダクタンスとＱの低下が少なく、また、ストリップラインは、導体削除部との非対向部分が接地用パターンと対向した状態となり、ストリップラインの一部が配線パターンとの間で接地用パターンによってシールドされ、その結果、シールド特性の良好なものが得られる。
また、ストリップラインは、間隔を置いて互いに対向した状態で配置された一対の導体と、この一対の導体の一端側に設けられた接続部と、一対の導体の他端部同士を繋ぐ連結導体とを有して、コ字状に形成されたため、ストリップラインを小型化できると共に、電流密度の高い部分をコ字状の内側に位置する内辺に集中させることができ、従って、ストリップラインの電流密度の高い部分を小さく集約できて、導電削除部も小さくなくなり、シールド特性の良好なものが得られる。 The voltage controlled oscillator according to the present invention includes a circuit board formed by laminating a plurality of insulating plates, a wiring pattern formed on the surface of the circuit board, an electronic component mounted on the surface of the circuit board, A resonance strip line provided in an inner layer of the circuit board; a grounding pattern formed in an inner layer of the circuit board located between the wiring pattern and the strip line; and a back surface of the circuit board. The strip line includes a pair of conductors arranged in a state of being opposed to each other at an interval, a connection portion provided on one end side of the pair of conductors, and the pair of conductors. and a connection conductor for connecting the other ends are formed in a U-shape, the ground pattern, as well has a conductor deletion portion, the conductor deletion portion U of the strip line In the state of being opposed to all sides of Uchihen located inside, it has a configuration which is allowed to face the ground pattern.
As described above, since the conductor deleted portion of the grounding pattern faces all the inner sides of the stripline where the current density is high , there is little decrease in inductance and Q, and the stripline is a conductor A portion that is not opposed to the deleted portion is in a state of being opposed to the grounding pattern, and a part of the strip line is shielded by the grounding pattern between the wiring pattern, and as a result, a good shield characteristic is obtained.
The strip line is a pair of conductors arranged in a state of being opposed to each other at an interval, a connecting portion provided on one end side of the pair of conductors, and a connecting conductor connecting the other end portions of the pair of conductors. Therefore, the stripline can be reduced in size, and a portion having a high current density can be concentrated on the inner side located inside the U-shape. A portion having a high current density can be gathered in a small size, and the conductive removal portion is not made small.

また、ストリップラインには、電流密度の高い部分となる前記内辺に周波数調整用の切り溝が設けられたため、周波数の調整を大きくできて、調整作業の良好なものが得られる。 Further, since the strip line is provided with a frequency adjustment cut groove on the inner side which is a portion having a high current density, the frequency adjustment can be increased and a good adjustment work can be obtained.

また、切り溝が導体削除部の範囲内で形成されたため、電流密度の高い切り溝が導体削除部で開放された状態となり、従って、インダクタンスとＱの低下の少ないものが得られる。   Further, since the kerf is formed within the conductor deleted portion, the kerf having a high current density is opened at the conductor deleted portion, and therefore, the inductance and Q are reduced little.

また、ストリップラインの連結導体には、接続部側と反対側の辺から突出する帯状の突出導体が設けられたため、周波数調整用の切り溝を突出導体まで形成でき、従って、周波数調整の範囲の大きなものが得られる。   In addition, since the strip line connecting conductor is provided with a strip-shaped protruding conductor protruding from the side opposite to the connecting portion side, the frequency adjusting kerf can be formed up to the protruding conductor, and therefore, the frequency adjusting range can be reduced. A big thing is obtained.

また、ストリップラインには、連結導体を横切って、且つ、突出導体に至る周波数調整用の切り溝が設けられたため、周波数調整の範囲の大きなものが得られる。 Further, the strip line, across the consolidated conductor, and, because the kerf for frequency adjustment leading to protruding conductors is provided, large range of frequency adjustment can be obtained.

また、切り溝が導体削除部の範囲内で形成されたため、電流密度の高い切り溝が導体削除部で開放された状態となり、従って、インダクタンスとＱの低下の少ないものが得られる。   Further, since the kerf is formed within the conductor deleted portion, the kerf having a high current density is opened at the conductor deleted portion, and therefore, the inductance and Q are reduced little.

また、導体削除部は、前記ストリップラインの前記内辺に対向し、前記ストリップラインのコ字状の外側に位置する外辺に対向しないこととしたため、広い面積の導体削除部によって、インダクタンスとＱの低下を少なくできると共に、比較的面積の小さいストリップラインの部分が配線パターンとの間で接地用パターンによってシールドされるようになって、シールド特性の良いものが得られる。 In addition, since the conductor deletion portion is opposed to the inner side of the stripline and not opposed to the outer side located outside the U-shape of the stripline , the conductor deletion portion has a large area, and the inductance and Q The stripline portion having a relatively small area can be shielded by the grounding pattern between the wiring pattern and a good shield characteristic can be obtained.

また、導体削除部と対向する位置に配置される配線パターンは、接地用配線パターンと直流用配線パターンとの少なくとも一方によって形成されたため、ストリップラインと他の信号線路の結合を無くすることができて、電気的な性能の良好なものが得られる。 In addition, since the wiring pattern disposed at the position facing the conductor removal portion is formed by at least one of the grounding wiring pattern and the DC wiring pattern , it is possible to eliminate the coupling between the strip line and the other signal lines. Thus, a product with good electrical performance can be obtained.

本発明の電圧制御発振器の図面を説明すると、図１は本発明の電圧制御発振器の第１実施例に係る平面図、図２は図１の２−２線における断面図、図３は本発明の電圧制御発振器の第１実施例に係る分解斜視図、図４は本発明の電圧制御発振器の第１実施例に係り、ストリップラインと接地用パターンの導体削除部との関係を示す説明図、図５は本発明の電圧制御発振器の第１実施例に係り、周波数調整用の切り溝を示す平面図、図６は本発明の電圧制御発振器の第１実施例に係り、周波数調整用の切り溝を示す要部断面図である。 FIG. 1 is a plan view according to a first embodiment of the voltage controlled oscillator of the present invention, FIG. 2 is a sectional view taken along line 2-2 of FIG. 1, and FIG. FIG. 4 is an exploded perspective view according to the first embodiment of the voltage controlled oscillator of FIG. 4, and FIG. 4 is an explanatory view showing the relationship between the stripline and the conductor removal portion of the ground pattern according to the first embodiment of the voltage controlled oscillator of the present invention. Figure 5 relates to a first embodiment of a voltage controlled oscillator of the present invention, a plan view of the kerf for frequency adjustment, Fig. 6 relates to a first embodiment of a voltage controlled oscillator of the present invention, a frequency adjustment It is principal part sectional drawing which shows this kerf.

また、図７は本発明の電圧制御発振器の第２実施例に係る平面図、図８は図７の８−８線における断面図、図９は本発明の電圧制御発振器の第２実施例に係る分解斜視図、図１０は本発明の電圧制御発振器の第２実施例に係り、ストリップラインと接地用パターンの導体削除部との関係を示す説明図、図１１は本発明の電圧制御発振器の第２実施例に係り、周波数調整用の切り溝を示す平面図、図１２は本発明の電圧制御発振器の第２実施例に係り、周波数調整用の切り溝を示す要部断面図である。 7 is a plan view according to a second embodiment of the voltage controlled oscillator of the present invention, FIG. 8 is a sectional view taken along line 8-8 of FIG. 7, and FIG. 9 is a second embodiment of the voltage controlled oscillator of the present invention. FIG. 10 relates to a second embodiment of the voltage controlled oscillator of the present invention, FIG. 10 is an explanatory view showing the relationship between the stripline and the conductor deleted portion of the ground pattern, and FIG. 11 shows the voltage controlled oscillator of the present invention. It relates to the second embodiment, plan view of the kerf for frequency adjustment, Fig. 12 relates to a second embodiment of the voltage controlled oscillator of the present invention, in partial cross-sectional view showing a kerf for frequency adjustment is there.

次に、本発明の電圧制御発振器の第１実施例の構成を図１〜図６に基づいて説明すると、回路基板１は、複数枚の樹脂系やセラミック等の薄い絶縁板２が積層されて構成されている。   Next, the configuration of the first embodiment of the voltage controlled oscillator according to the present invention will be described with reference to FIGS. 1 to 6. A circuit board 1 is formed by laminating a plurality of thin insulating plates 2 made of resin or ceramic. It is configured.

この回路基板１の表面１ａに設けられた導電パターンからなる配線パターン３は、直流用配線パターン３ａと、信号用配線パターン３ｂと、外周部に位置する接地用配線パターン３ｃを有すると共に、この回路基板１の裏面１ｂ全体には、導電パターンからなる接地用導体４が設けられている。   A wiring pattern 3 made of a conductive pattern provided on the surface 1a of the circuit board 1 has a DC wiring pattern 3a, a signal wiring pattern 3b, and a grounding wiring pattern 3c located on the outer periphery. A grounding conductor 4 made of a conductive pattern is provided on the entire back surface 1 b of the substrate 1.

また、回路基板１の内層に設けられた導電パターンからなるコ字状の共振用のストリップライン５は、間隔を置いて互いに対向した状態で配置された一対の導体５ａと、この一対の導体５ａの一端側に設けられた接続部５ｂ、５ｃと、一対の導体５ａの他端部同士を繋ぐ連結導体５ｄを有する。   Further, the U-shaped resonance strip line 5 formed of a conductive pattern provided on the inner layer of the circuit board 1 includes a pair of conductors 5a disposed in a state of being opposed to each other at an interval, and the pair of conductors 5a. Connecting portions 5b and 5c provided on one end side of the pair of conductors 5a and a connecting conductor 5d that connects the other ends of the pair of conductors 5a.

そして、ストリップライン５の接続部５ｂは、ここでは図示しないが、接続導体（スルーホール）を介して接地用導体４に接続されると共に、接続部５ｃは、図２に示すように、接続導体（スルーホール）６を介して信号用配線パターン３ｂに接続されている。   The connecting portion 5b of the strip line 5 is connected to the grounding conductor 4 through a connecting conductor (through hole), although not shown here, and the connecting portion 5c is connected to the connecting conductor as shown in FIG. It is connected to the signal wiring pattern 3 b through (through hole) 6.

このように構成されたストリップライン５は、ストリップライン５の裏面全体が接地用導体４に対向し、また、コ字状の内側に位置する内辺５ｅ部分が電流密度の高い部分となっている。   In the strip line 5 configured as described above, the entire back surface of the strip line 5 is opposed to the grounding conductor 4, and the inner side 5e portion located inside the U-shape is a portion having a high current density. .

更に、配線パターン３とストリップライン５との間に位置する回路基板１の内層には、導電パターンからなる接地用パターン７が設けられ、この接地用パターン７には、ストリップライン５の表面の一部と対向する位置に設けられたコ字状の導体削除部７ａが設けられている。   Furthermore, a grounding pattern 7 made of a conductive pattern is provided on the inner layer of the circuit board 1 located between the wiring pattern 3 and the stripline 5, and this grounding pattern 7 has one surface of the stripline 5. A U-shaped conductor removal portion 7a provided at a position facing the portion is provided.

この接地用パターン７は、特に図４に示すように、導体削除部７ａがストリップライン５の電流密度の高い部分を含む近傍に対向した状態で、ストリップライン５と対向して配置されている。
即ち、導体削除部７ａは、ストリップライン５の電流密度の高い部分を含む近傍と対向し、また、接地用パターン７の一部は、ストリップライン５の電流密度の低い部分に対向すると共に、導体削除部７ａは、ストリップライン５の表面積の５０％〜８０％の範囲で対向させたものとなっている。 As shown particularly in FIG. 4, the grounding pattern 7 is arranged to face the strip line 5 in a state where the conductor removal portion 7 a faces the vicinity including the portion of the strip line 5 where the current density is high.
That is, the conductor removal portion 7a faces the vicinity of the strip line 5 including the portion with high current density, and a part of the grounding pattern 7 faces the portion of the strip line 5 with low current density, and the conductor The deletion portion 7a is opposed to the strip line 5 in the range of 50% to 80% of the surface area.

そして、接地用パターン７の導体削除部７ａとストリップライン５との関係は、上記の通りであるが、接地用パターン７の導体削除部７ａと配線パターン３との関係は、図１に示すように、直流用配線パターン３ａと接地用配線パターン３ｃが導体削除部７ａに対向した状態となっている。   The relationship between the conductor deletion portion 7a of the grounding pattern 7 and the strip line 5 is as described above. The relationship between the conductor deletion portion 7a of the grounding pattern 7 and the wiring pattern 3 is as shown in FIG. In addition, the DC wiring pattern 3a and the grounding wiring pattern 3c are in a state of facing the conductor deletion portion 7a.

なお、この実施例では、直流用配線パターン３ａと接地用配線パターン３ｃが導体削除部７ａに対向した状態となっているが、直流用配線パターン３ａと接地用配線パターン３ｃの何れか一方が導体削除部７ａに対向するようにしても良い。   In this embodiment, the DC wiring pattern 3a and the grounding wiring pattern 3c are in a state of facing the conductor deleting portion 7a. However, either the DC wiring pattern 3a or the grounding wiring pattern 3c is a conductor. You may make it oppose the deletion part 7a.

また、回路基板１の表面１ａには、コンデンサ８ａを含む種々の電子部品８が搭載されて、所望の電気回路（発振回路）が形成されており、電子部品８が搭載された際、コンデンサ８ａは、信号用配線パターン３ｂと接続導体６を介して、ストリップライン５の接続部５ｃに接続された構成となっている。   Various electronic components 8 including a capacitor 8a are mounted on the surface 1a of the circuit board 1 to form a desired electric circuit (oscillation circuit). When the electronic component 8 is mounted, the capacitor 8a Is configured to be connected to the connection portion 5 c of the strip line 5 via the signal wiring pattern 3 b and the connection conductor 6.

このような構成によって本発明の電圧制御発振器が形成されているが、次に、周波数の調整方法を図５，図６に基づいて説明すると、先ず、回路基板１の裏面１ｂ側からレーザ等のカッティング方法（図示せず）によって、接地用導体４，絶縁板２，及びストリップライン５の一部を削除し、図５に示すように、ストリップライン５に切り溝５ｆを設けることによって、周波数の調整が行われる。   The voltage controlled oscillator of the present invention is formed by such a configuration. Next, a frequency adjusting method will be described with reference to FIGS. 5 and 6. First, a laser or the like is applied from the back surface 1 b side of the circuit board 1. By removing a part of the grounding conductor 4, the insulating plate 2, and the strip line 5 by a cutting method (not shown) and providing a cut groove 5f in the strip line 5 as shown in FIG. Adjustments are made.

そして、この切り溝５ｆは、ストリップライン５の電流密度の高い部分であるコ字状の内側に位置する内辺５ｅ部分が削除されると共に、この切り溝５ｆは、接地用パターン７の導体削除部７ａの範囲内で行われるようになっている。   The cut groove 5f has an inner side 5e portion located inside the U-shape, which is a portion of the strip line 5 where the current density is high, and the cut groove 5f is a conductor deleted portion of the grounding pattern 7. It is performed within the range of the part 7a.

なお、上記実施例のストリップライン５は、コ字状のもので説明したが、直線状やジグザグ状等の形状のものを使用しても良い。   In addition, although the strip line 5 of the said Example demonstrated in U shape, you may use the thing of shapes, such as a linear form and a zigzag shape.

また、図７〜図１２は本発明の電圧制御発振器の第２実施例を示し、この第２実施例について説明すると、ストリップライン５は、間隔を置いて互いに対向した状態で配置された一対の導体５ａと、この一対の導体５ａの一端側に設けられた接続部５ｂ、５ｃと、一対の導体５ａの他端部同士を繋ぐ連結導体５ｄと、連結導体には、接続部５ｂ、５ｃ側と反対側の連結導体５ｄの外辺５ｇから突出する帯状の突出導体５ｈを有して、略Ｙ字状に形成されている。   FIGS. 7 to 12 show a second embodiment of the voltage controlled oscillator according to the present invention. The second embodiment will be described. The strip lines 5 are a pair of strips 5 arranged opposite to each other at intervals. The conductor 5a, the connecting portions 5b and 5c provided on one end side of the pair of conductors 5a, the connecting conductor 5d connecting the other ends of the pair of conductors 5a, and the connecting conductor include the connecting portions 5b and 5c side. It has a strip-shaped protruding conductor 5h protruding from the outer side 5g of the connecting conductor 5d on the opposite side, and is formed in a substantially Y shape.

また、接地用パターン７の導体削除部７ａは、ストリップライン５の電流密度の高い部分を含む近傍と対向するコ字状部分と、突出導体５ｈの中央部と対向する帯状部分とからなる略Ｙ字状を有すると共に、切り溝５ｆは、電流密度の高い部分である連結導体５ｄを横切って、且つ、突出導体５ｈに至って設けられている。   Further, the conductor removal portion 7a of the grounding pattern 7 is substantially Y composed of a U-shaped portion facing the vicinity including the portion of the strip line 5 where the current density is high, and a strip-shaped portion facing the central portion of the protruding conductor 5h. In addition to having a letter shape, the kerf 5f is provided across the connecting conductor 5d, which is a portion having a high current density, and to the protruding conductor 5h.

その他の構成は、上記第１実施例と同様であるので、同一部品に同一番号を付し、ここではその説明を省略する。
このような第２実施例においても、導体削除部７ａは、ストリップライン５の表面積の５０％〜８０％の範囲で対向させたものとなっている。 Since other configurations are the same as those of the first embodiment, the same parts are denoted by the same reference numerals, and description thereof is omitted here.
Also in the second embodiment, the conductor removal portion 7a is opposed to the strip line 5 in the range of 50% to 80% of the surface area.

本発明の電圧制御発振器の第１実施例に係る平面図。The top view which concerns on 1st Example of the voltage controlled oscillator of this invention. 図１の２−２線における断面図。Sectional drawing in the 2-2 line of FIG. 本発明の電圧制御発振器の第１実施例に係る分解斜視図。1 is an exploded perspective view according to a first embodiment of a voltage controlled oscillator of the present invention. 本発明の電圧制御発振器の第１実施例に係り、ストリップラインと接地用パターンの導体削除部との関係を示す説明図。Explanatory drawing which concerns on 1st Example of the voltage controlled oscillator of this invention, and shows the relationship between a stripline and the conductor deletion part of the pattern for grounding. 本発明の電圧制御発振器の第１実施例に係り、周波数調整用の切り溝を示す平面図。It relates to the first embodiment of the voltage controlled oscillator of the present invention, a plan view of the kerf for frequency adjustment. 本発明の電圧制御発振器の第１実施例に係り、周波数調整用の切り溝を示す要部断面図。It relates to the first embodiment of the voltage controlled oscillator of the present invention, partial cross-sectional view showing a kerf for frequency adjustment. 本発明の電圧制御発振器の第２実施例に係る平面図。The top view which concerns on 2nd Example of the voltage controlled oscillator of this invention. 図７の８−８線における断面図。Sectional drawing in the 8-8 line of FIG. 本発明の電圧制御発振器の第２実施例に係る分解斜視図。The disassembled perspective view which concerns on 2nd Example of the voltage controlled oscillator of this invention. 本発明の電圧制御発振器の第２実施例に係り、ストリップラインと接地用パターンの導体削除部との関係を示す説明図。Explanatory drawing which shows the relationship between the stripline and the conductor deletion part of the pattern for grounding concerning 2nd Example of the voltage controlled oscillator of this invention. 本発明の電圧制御発振器の第２実施例に係り、周波数調整用の切り溝を示す平面図。It relates to the second embodiment of the voltage controlled oscillator of the present invention, a plan view of the kerf for frequency adjustment. 本発明の電圧制御発振器の第２実施例に係り、周波数調整用の切り溝を示す要部断面図。It relates to the second embodiment of the voltage controlled oscillator of the present invention, partial cross-sectional view showing a kerf for frequency adjustment. 従来の電圧制御発振器の分解斜視図。The exploded perspective view of the conventional voltage control oscillator. 従来の電圧制御発振器の要部の断面図。Sectional drawing of the principal part of the conventional voltage controlled oscillator.

符号の説明Explanation of symbols

１：回路基板
１ａ：表面
１ｂ：裏面
２：絶縁板
３：配線パターン
３ａ：直流用配線パターン
３ｂ：信号用配線パターン
３ｃ：接地用配線パターン
４：接地用導体
５：ストリップライン
５ａ：導体
５ｂ：接続部
５ｃ：接続部
５ｄ：連結導体
５ｅ：内辺
５ｆ：切り溝
５ｈ：外辺
５ｈ：突出導体
６：接続導体
７：接地用パターン
７ａ：導体削除部
８：電子部品
８ａ：コンデンサ
1: Circuit board 1a: Front surface 1b: Back surface 2: Insulating plate 3: Wiring pattern 3a: DC wiring pattern 3b: Signal wiring pattern 3c: Grounding wiring pattern 4: Grounding conductor 5: Strip line 5a: Conductor 5b: Connection part 5c: Connection part 5d: Connection conductor 5e: Inner side 5f: Cut groove 5h: Outer side 5h: Protruding conductor 6: Connection conductor 7: Grounding pattern 7a: Conductor deletion part 8: Electronic component 8a: Capacitor

Claims (8)

複数の絶縁板が積層されて形成された回路基板と、この回路基板の表面に形成された配線パターンと、前記回路基板の表面に搭載された電子部品と、前記回路基板の内層に設けられた共振用のストリップラインと、前記配線パターンと前記ストリップラインとの間に位置する前記回路基板の内層に形成された接地用パターンと、前記回路基板の裏面に設けられた接地用導体とを備え、前記ストリップラインは、間隔を置いて互いに対向した状態で配置された一対の導体と、この一対の導体の一端側に設けられた接続部と、前記一対の導体の他端部同士を繋ぐ連結導体とを有して、コ字状に形成されており、前記接地用パターンは、導体削除部を有しており、当該導体削除部を前記ストリップラインのコ字状の内側に位置する内辺の全辺に対向した状態で、前記ストリップラインは、前記接地用パターンと対向させられていることを特徴とする電圧制御発振器。 A circuit board formed by laminating a plurality of insulating plates, a wiring pattern formed on the surface of the circuit board, an electronic component mounted on the surface of the circuit board, and an inner layer of the circuit board A resonance stripline, a grounding pattern formed in an inner layer of the circuit board located between the wiring pattern and the stripline, and a grounding conductor provided on the back surface of the circuit board, The strip line includes a pair of conductors arranged in a state of being opposed to each other at an interval, a connecting portion provided on one end side of the pair of conductors, and a connecting conductor connecting the other end portions of the pair of conductors And the grounding pattern has a conductor deleted portion, and the conductor deleted portion is located on the inner side of the strip line located inside the U shape. Opposing all sides In a state, the strip line, a voltage controlled oscillator, characterized by being allowed to face the ground pattern. 前記ストリップラインには、前記内辺に周波数調整用の切り溝が設けられたことを特徴とする請求項１記載の電圧制御発振器。   2. The voltage controlled oscillator according to claim 1, wherein said strip line is provided with a frequency adjusting cut groove on said inner side. 前記切り溝が前記導体削除部の範囲内で形成されたことを特徴とする請求項２記載の電圧制御発振器。   3. The voltage controlled oscillator according to claim 2, wherein the kerf is formed within the conductor deleted portion. 前記ストリップラインの前記連結導体には、前記接続部側と反対側の辺から突出する帯状の突出導体が設けられたことを特徴とする請求項１記載の電圧制御発振器。   2. The voltage controlled oscillator according to claim 1, wherein the connecting conductor of the strip line is provided with a strip-shaped protruding conductor protruding from a side opposite to the connection portion side. 前記ストリップラインには、前記連結導体を横切って、且つ、前記突出導体に至る周波数調整用の切り溝が設けられたことを特徴とする請求項４記載の電圧制御発振器。   5. The voltage controlled oscillator according to claim 4, wherein the strip line is provided with a frequency adjusting cut groove that extends across the connecting conductor and reaches the protruding conductor. 前記切り溝が前記導体削除部の範囲内で形成されたことを特徴とする請求項５記載の電圧制御発振器。   6. The voltage controlled oscillator according to claim 5, wherein the kerf is formed within a range of the conductor removal portion. 前記導体削除部は、前記ストリップラインの前記内辺に対向し、前記ストリップラインのコ字状の外側に位置する外辺に対向しないことを特徴とする請求項１から３何れかに記載の電圧制御発振器。   4. The voltage according to claim 1, wherein the conductor deletion portion faces the inner side of the strip line and does not face an outer side located outside the U-shape of the strip line. Controlled oscillator. 前記導体削除部と対向する位置に配置される前記配線パターンは、接地用配線パターンと直流用配線パターンとの少なくとも一方によって形成されたことを特徴とする請求項１から７何れかに記載の電圧制御発振器。   8. The voltage according to claim 1, wherein the wiring pattern disposed at a position facing the conductor deleted portion is formed by at least one of a ground wiring pattern and a DC wiring pattern. Controlled oscillator.
JP2003394878A 2003-11-26 2003-11-26 Voltage controlled oscillator Expired - Fee Related JP4451119B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2003394878A JP4451119B2 (en) 2003-11-26 2003-11-26 Voltage controlled oscillator
US10/990,025 US7142068B2 (en) 2003-11-26 2004-11-16 Voltage controlled oscillator small in reduction of inductance and Q
EP04027441A EP1536553A1 (en) 2003-11-26 2004-11-18 Voltage controlled oscillator
CNB2004100950937A CN100472938C (en) 2003-11-26 2004-11-23 VCO with less inductance and Q reduction

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003394878A JP4451119B2 (en) 2003-11-26 2003-11-26 Voltage controlled oscillator

Publications (2)

Publication Number Publication Date
JP2005159692A JP2005159692A (en) 2005-06-16
JP4451119B2 true JP4451119B2 (en) 2010-04-14

Family

ID=34463788

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003394878A Expired - Fee Related JP4451119B2 (en) 2003-11-26 2003-11-26 Voltage controlled oscillator

Country Status (4)

Country Link
US (1) US7142068B2 (en)
EP (1) EP1536553A1 (en)
JP (1) JP4451119B2 (en)
CN (1) CN100472938C (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7952444B2 (en) 2006-08-08 2011-05-31 Agency For Science, Technology And Research CMOS power oscillator with frequency modulation
CN108231735B (en) * 2017-12-21 2020-01-14 南京中感微电子有限公司 Voltage controlled oscillator

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3088021B2 (en) * 1990-12-20 2000-09-18 株式会社村田製作所 Voltage controlled oscillator
JP3402369B2 (en) 1991-11-11 2003-05-06 ティーディーケイ株式会社 Oscillator module
JP3891737B2 (en) * 1999-04-19 2007-03-14 シャープ株式会社 Oscillator and method for adjusting oscillation characteristics thereof
JP2001060827A (en) 1999-08-19 2001-03-06 Alps Electric Co Ltd Microstrip line type voltage controlled oscillator
JP2001136028A (en) 1999-11-08 2001-05-18 Matsushita Electric Ind Co Ltd High frequency oscillator mounting board
JP2002026654A (en) 2000-07-11 2002-01-25 Murata Mfg Co Ltd Resonator

Also Published As

Publication number Publication date
US7142068B2 (en) 2006-11-28
EP1536553A1 (en) 2005-06-01
CN100472938C (en) 2009-03-25
CN1622448A (en) 2005-06-01
US20050110585A1 (en) 2005-05-26
JP2005159692A (en) 2005-06-16

Similar Documents

Publication Publication Date Title
US20010040490A1 (en) Transmission line and transmission line resonator
JPH04352305A (en) Method of adjusting three layer structured spiral inductor
JP2003298313A (en) Dielectric electronic component such as dielectric filter or dielectric duplexer, and method of adjusting coupling amount of dielectric electronic component
JP4451119B2 (en) Voltage controlled oscillator
US5426401A (en) Method of adjusting a frequency response in a ladder-type electric filter
EP0635897B1 (en) Dielectric filter
JPH05206730A (en) Voltage controlled oscillator and adjustment method of its oscillating frequency
JPH08213806A (en) Dielectric filter and method for adjusting frequency bandwidth thereof
EP1172882B1 (en) Resonator
EP0827232B1 (en) Dielectric filter
JPH09130145A (en) Piezoelectric oscillator
JP7738164B2 (en) Filters, communication equipment, and multilayer boards
US6249196B1 (en) Resonator for uniformly varying inductance or impedance in longitudinal direction of conductor line
JP3259338B2 (en) Adjusting the inductance of a three-layer stripline inductor
JP2001044712A (en) Strip line
JP4005990B2 (en) Multilayer dielectric filter
EP0837518B1 (en) Dielectric filter
JPH09321503A (en) Dielectric filter
JPH1098315A (en) Dielectric laminated device, manufacturing method thereof and mobile communication device
JP3395861B2 (en) Manufacturing method of piezoelectric resonator
CN116111304A (en) filter
JPH1168406A (en) Dielectric filter
JP2005109882A (en) Noise filter
JPS62237801A (en) striped line filter
JP2000004111A (en) Formation of microstrip line

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060303

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20080306

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080627

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080715

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080903

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090526

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090617

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090728

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090916

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100105

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100127

R150 Certificate of patent or registration of utility model

Ref document number: 4451119

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130205

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140205

Year of fee payment: 4

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees