Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4577506B2 - Semiconductor device test method and standard value determination method - Google Patents
[go: Go Back, main page]

JP4577506B2 - Semiconductor device test method and standard value determination method - Google Patents

Semiconductor device test method and standard value determination method Download PDF

Info

Publication number
JP4577506B2
JP4577506B2 JP2005107573A JP2005107573A JP4577506B2 JP 4577506 B2 JP4577506 B2 JP 4577506B2 JP 2005107573 A JP2005107573 A JP 2005107573A JP 2005107573 A JP2005107573 A JP 2005107573A JP 4577506 B2 JP4577506 B2 JP 4577506B2
Authority
JP
Japan
Prior art keywords
test
rbsoa
tolerance
avalanche
standard value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005107573A
Other languages
Japanese (ja)
Other versions
JP2006284490A (en
Inventor
武志 深見
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyota Motor Corp
Original Assignee
Toyota Motor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyota Motor Corp filed Critical Toyota Motor Corp
Priority to JP2005107573A priority Critical patent/JP4577506B2/en
Publication of JP2006284490A publication Critical patent/JP2006284490A/en
Application granted granted Critical
Publication of JP4577506B2 publication Critical patent/JP4577506B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Description

本発明は、半導体素子の試験、特にIGBTのRBSOA耐量の評価に好適な半導体素子の試験方法、及びその試験方法において用いられる規格値を決定するための規格値決定方法に関するものである。   The present invention relates to a test method for a semiconductor device suitable for testing a semiconductor device, particularly an RBSOA tolerance of an IGBT, and a standard value determining method for determining a standard value used in the test method.

RBSOA(Reverse Biased Safe Operating Area:逆バイアス安全動作領域)は、IGBT(Insulated Gate Bipolar Transistor:絶縁ゲート型バイポーラトランジスタ)のターンオフに伴うコレクタ−エミッタ間電圧とコレクタ電流の非破壊動作範囲を表し、この範囲が広いほど逆バイアスに対する非破壊性能が高い。
そこで従来から、RBSOA耐量を向上する技術が提案されている。これによれば、オン電圧やスイッチング損失等の特性を低下させることなくRBSOA耐量を向上することができるという利点がある(特許文献1参照)。
The RBSOA (Reverse Biased Safe Operating Area) represents the non-destructive operation range of the collector-emitter voltage and collector current accompanying the turn-off of the IGBT (Insulated Gate Bipolar Transistor). The wider the range, the higher the non-destructive performance against reverse bias.
Therefore, conventionally, techniques for improving RBSOA tolerance have been proposed. According to this, there is an advantage that RBSOA tolerance can be improved without deteriorating characteristics such as on-voltage and switching loss (see Patent Document 1).

特開2004−228175号公報JP 2004-228175 A

しかしながら上記従来技術では、RBSOA耐量を評価する試験方法については何ら配慮されてなく、次のような問題があった。
すなわち、IGBTの逆バイアスに対する非破壊性能はRBSOA耐量試験により検証され、これによりRBSOA耐量が保証されるが、この試験に当たっては、IGBTには例えば数百Vの電圧(定格電圧)の印加、数百A(定格電流の2倍)の通電の必要がある。RBSOA耐量は実使用状態に近い試験条件での破壊耐量であり、特に電流については定格電流の2倍程度を保証するのが通例となっているからである。
一方、一般的な半導体素子(チップ)の試験に用いられるウエーハテスタ、チップテスタ等(以下、ウエーハテスタ等と記す。)ではプローブの制限から数十A程度の電流しか流すことができない。このため、RBSOA耐量を保証するための試験においては半導体素子をモジュール状態に組み立てた後にカーブトレーサなどを用いて行う必要がある。
しかし、モジュール状態の組立後に試験を行う方法では、そのスループットが数分/台となり、チップ状態で行うウエーハテストにおける数秒/台に比べて極めて低い。また、不良素子(RBSOA耐量を保証できない素子:異常品)をモジュール状態で発見した場合は、チップ状態で発見した場合と比べ、モジュール組立コストが余計にかかっている分だけコストの損失が多くなることから、不良素子の発見のためのコストが極めて高くなった。
However, in the above-described prior art, no consideration is given to the test method for evaluating the RBSOA tolerance, and there are the following problems.
That is, the nondestructive performance of the IGBT with respect to the reverse bias is verified by the RBSOA tolerance test, and this guarantees the RBSOA tolerance. In this test, for example, a voltage (rated voltage) of several hundred volts is applied to the IGBT. It is necessary to energize 100A (twice the rated current). This is because the RBSOA tolerance is a breakdown tolerance under a test condition close to the actual use state, and in particular, with respect to the current, it is usual to guarantee about twice the rated current.
On the other hand, a wafer tester, chip tester or the like (hereinafter referred to as a wafer tester or the like) used for testing a general semiconductor element (chip) can only flow a current of about several tens of A due to probe limitations. For this reason, it is necessary to use a curve tracer or the like after the semiconductor element is assembled in a module state in the test for assuring the RBSOA tolerance.
However, in the method in which the test is performed after the assembly in the module state, the throughput is several minutes / unit, which is extremely low compared to the few seconds / unit in the wafer test performed in the chip state. In addition, when a defective element (an element whose RBSOA tolerance cannot be guaranteed: an abnormal product) is found in the module state, the cost loss is increased by the extra module assembly cost compared to the case where it is found in the chip state. For this reason, the cost for finding a defective element has become extremely high.

本発明は、上記のような実情に鑑みなされたもので、RBSOA耐量試験のスループットを大幅に向上し、また、不良素子の発見のためのコストを大幅に低下できる半導体素子の試験方法及びその試験方法において合否判断を行うための規格値決定方法を提供することを目的とする。   The present invention has been made in view of the above circumstances, and a semiconductor device test method and test capable of greatly improving the throughput of the RBSOA tolerance test and greatly reducing the cost for finding a defective device. It is an object of the present invention to provide a standard value determination method for performing pass / fail judgment in a method.

上記目的を達成するために、特許請求の範囲の請求項1に記載の半導体素子の試験方法は、ウエーハ面上の試験対象半導体素子の複数のサンプルのうちいずれかのサンプルにつきアバランシェ耐量試験を行ってアバランシェ耐量データを取得すると共に、前記複数のサンプルのうち前記アバランシェ耐量データの取得に用いたサンプルに隣接するサンプルにつきRBSOA耐量試験を行ってRBSOA耐量データを取得し、両データからRBSOA耐量とアバランシェ耐量の相関データを取得し、この相関データから、RBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値を決定し、この規格値を用いて試験対象半導体素子に対して行ったアバランシェ耐量試験の合否判断結果をその試験対象半導体素子のRBSOA耐量の合否判断結果とすることを特徴とする。
特許請求の範囲の請求項2に記載の発明は、ウエーハ面上の試験対象半導体素子の複数のサンプル群のうちいずれかのサンプル群につき、RBSOA耐量試験を行って、RBSOA耐量の異常品をスクリーニング可能かつ正常品の破壊に至らないとされるRBSOA耐量の規格値1を決定し、この決定された規格値1を合否判断の規格値として、前記複数のサンプル群のうち前記RBSOA耐量の規格値1の決定に用いたサンプル群とは別のサンプル群につきRBSOA耐量試験を行ってRBSOA耐量の正常品のスクリーニングを行い、このスクリーニングにより得られた前記RBSOA耐量の正常品に対してアバランシェ耐量試験を行い、その正常品分布の下限値以下であって下限値近傍領域内の値をRBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値2として決定し、この規格値2を用いて試験対象半導体素子に対して行ったアバランシェ耐量試験の合否判断結果をその試験対象半導体素子のRBSOA耐量の合否判断結果とすることを特徴とする。
特許請求の範囲の請求項3に記載の発明は、ウエーハ面上の試験対象半導体素子の複数のサンプルからRBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値を決定し、この規格値を用いて試験対象半導体素子に対して行ったアバランシェ耐量試験の合否判断結果をその試験対象半導体素子のRBSOA耐量の合否判断結果とする半導体素子の試験方法における前記規格値の決定方法であって、前記複数のサンプルのうちいずれかのサンプルにつきアバランシェ耐量試験を行ってアバランシェ耐量データを取得すると共に、前記複数のサンプルのうち前記アバランシェ耐量データの取得に用いたサンプルに隣接するサンプルにつきRBSOA耐量試験を行ってRBSOA耐量データを取得し、両データからRBSOA耐量とアバランシェ耐量の相関データを取得し、この相関データから前記規格値を決定することを特徴とする。
特許請求の範囲の請求項4に記載の規格値決定方法は、ウエーハ面上の試験対象半導体素子の複数のサンプル群からRBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値2を決定し、この規格値2を用いて試験対象半導体素子に対して行ったアバランシェ耐量試験の合否判断結果をその試験対象半導体素子のRBSOA耐量の合否判断結果とする半導体素子の試験方法における前記規格値2の決定方法であって、前記複数のサンプル群のうちいずれかのサンプル群につき、RBSOA耐量試験を行って、RBSOA耐量の異常品をスクリーニング可能かつ正常品の破壊に至らないとされるRBSOA耐量の規格値1を決定し、この決定された規格値1を合否判断の規格値として、前記複数のサンプル群のうち前記RBSOA耐量の規格値の決定に用いたサンプル群とは別のサンプル群につきRBSOA耐量試験を行ってRBSOA耐量の正常品のスクリーニングを行い、このスクリーニングにより得られた前記RBSOA耐量の正常品に対してアバランシェ耐量試験を行い、その正常品分布の下限値以下であって下限値近傍領域内の値から前記規格値2を決定することを特徴とする。
In order to achieve the above object, a test method for a semiconductor device according to claim 1 is characterized in that an avalanche resistance test is performed on any one of a plurality of samples of a semiconductor device to be tested on a wafer surface. The avalanche resistance data is obtained, and the RBSOA tolerance test is performed on a sample adjacent to the sample used for the acquisition of the avalanche resistance data among the plurality of samples to obtain the RBSOA tolerance data. The RBSOA tolerance and the avalanche are obtained from both data. Correlation data of withstand capability is obtained, and from this correlation data, a standard value for pass / fail judgment of an avalanche withstand test performed as an alternative to the RBSOA withstand test is determined, and the avalanche withstand capability performed for the semiconductor device under test using this standard value The test pass / fail judgment result is shown as RBSO of the semiconductor device under test. Characterized by the acceptance determination result in immunity.
In the invention according to claim 2, the RBSOA resistance test is performed on any one of the plurality of sample groups of the semiconductor device to be tested on the wafer surface, and an abnormal product of RBSOA resistance is screened. A standard value 1 of RBSOA tolerance that is possible and does not lead to destruction of a normal product is determined, and the standard value of the RBSOA tolerance of the plurality of sample groups is determined using the determined standard value 1 as a standard value for pass / fail judgment. An RBSOA tolerance test is performed on a sample group different from the sample group used for the determination of 1 to screen a normal product of RBSOA tolerance, and an avalanche tolerance test is performed on the normal product of RBSOA tolerance obtained by this screening. The value within the area near the lower limit of the normal product distribution and below the lower limit is used as an alternative to the RBSOA tolerance test. The standard value 2 for determining whether or not the avalanche resistance test is acceptable, and using the standard value 2 to determine whether or not the avalanche resistance test is performed on the test target semiconductor element is the pass / fail determination result for the RBSOA resistance of the test target semiconductor element. It is characterized by.
The invention according to claim 3 of the claims determines a standard value for pass / fail judgment of an avalanche resistance test performed as an alternative to the RBSOA resistance test from a plurality of samples of the semiconductor device to be tested on the wafer surface. there the decision method of the standard value of definitive to test methods of the semiconductor device according to acceptance judgment result of the RBSOA capability of the tested semiconductor devices acceptability judgment result of the avalanche resistance test performed on the test subject semiconductor device using Then, an avalanche resistance test is performed for any one of the plurality of samples to obtain avalanche resistance data, and an RBSOA resistance is measured for a sample adjacent to the sample used for acquiring the avalanche resistance data among the plurality of samples. RBSOA tolerance data is obtained by testing, and RBSOA is obtained from both data. It acquires correlation data quantity and avalanche withstand capability, and determines the standard value from the correlation data.
The standard value determination method according to claim 4 of the claims is to determine a standard value 2 for pass / fail judgment of an avalanche resistance test performed as a substitute for the RBSOA resistance test from a plurality of sample groups of semiconductor devices to be tested on the wafer surface. Then, the standard value 2 in the semiconductor element test method in which the pass / fail judgment result of the avalanche resistance test performed on the test target semiconductor element using the standard value 2 is used as the pass / fail judgment result of the RBSOA resistance test of the test target semiconductor element. The RBSOA tolerance test is performed so that an RBSOA tolerance test can be performed on any one of the plurality of sample groups so that an abnormal RBSOA tolerance product can be screened and a normal product is not destroyed. A standard value 1 is determined, and the determined standard value 1 is used as a standard value for the pass / fail judgment, and the R among the plurality of sample groups. An RBSOA tolerance test is performed on a sample group different from the sample group used to determine the standard value of SOA tolerance, and a normal product of RBSOA tolerance is screened, and the normal product of RBSOA tolerance obtained by this screening is obtained. An avalanche resistance test is performed, and the standard value 2 is determined from a value within a region near the lower limit value that is not more than the lower limit value of the normal product distribution.

特許請求の範囲の請求項1に記載の発明によれば、ウエーハテスタ等により試験可能なアバランシェ耐量試験を、ウエーハテスタ等による試験が困難なRBSOA耐量試験の代替として行えるので、従来、モジュール状態組立後に行っていたRBSOA耐量試験をチップ状態で行うことができるようになる。したがって、RBSOA耐量試験のスループットを大幅に向上でき、また、不良素子の発見のためのコストを大幅に低下させることができる。
特許請求の範囲の請求項2に記載の発明によれば、請求項1に記載の発明とは別の規格値を用いて半導体素子の試験を行える。試験に用いる規格値の選択の自由度を広げることができる。具体的には、種々の条件に応じて何れかの規格値を任意に選択して半導体素子の試験を行える。
特許請求の範囲の請求項に記載の発明によれば、請求項1に記載の半導体素子の試験方法において用いられる、RBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値を決定できる。
特許請求の範囲の請求項に記載の発明によれば、請求項に記載の半導体素子の試験方法において用いられる、RBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値を決定できる
According to the first aspect of the present invention, the avalanche resistance test that can be tested with a wafer tester or the like can be performed as an alternative to the RBSOA resistance test that is difficult to test with a wafer tester or the like. The RBSOA tolerance test that has been performed later can be performed in a chip state. Therefore, the throughput of the RBSOA tolerance test can be greatly improved, and the cost for finding a defective element can be greatly reduced.
According to the second aspect of the present invention, the semiconductor element can be tested using a standard value different from that of the first aspect of the invention. The degree of freedom in selecting standard values used for testing can be expanded. Specifically, a semiconductor element can be tested by arbitrarily selecting any standard value according to various conditions.
According to the invention described in claim 3 of the appended claims, is used in the method of testing a semiconductor device according to claim 1, determine the standard values of the acceptance judgment of avalanche resistance test carried out as an alternative to the RBSOA capability test it can.
According to the invention described in claim 4 , the standard value of the pass / fail judgment of the avalanche resistance test used as an alternative to the RBSOA resistance test used in the semiconductor element test method according to claim 2 can be determined. .

以下、本発明の実施の形態を説明するが、それに先立ち、RBSOA耐量及びアバランシェ耐量について述べ、続いて本発明の概要を説明する。
まずRBSOA耐量について説明すると、このRBSOA耐量は、IGBTについて保証すべき耐量の一つである。これは、IGBTのターンオフ時(電流及び電圧が最大値となる時)に、電圧をある値に固定した場合、IGBTを破壊させずにどれだけの電流を流せるかを評価する試験により測定される耐量である。通例、定格電流の2倍程度を保証している。
またアバランシェ耐量は、IGBTのターンオフ時にインダクタンスに蓄えられているエネルギをIGBTに印加し、素子が破壊するエネルギを評価する試験により測定される耐量である。
下記説明において、RBSOA耐量、アバランシェ耐量を評価する各試験(RBSOA耐量試験、アバランシェ耐量試験)に用いられた回路は、何れもこの種の試験において通常用いられるものである。
Hereinafter, embodiments of the present invention will be described. Prior to that, RBSOA tolerance and avalanche tolerance will be described, and then the outline of the present invention will be described.
First, the RBSOA tolerance will be described. This RBSOA tolerance is one of the tolerances to be guaranteed for the IGBT. This is measured by a test that evaluates how much current can flow without destroying the IGBT when the voltage is fixed at a certain value when the IGBT is turned off (when the current and voltage become maximum values). It is withstand. Usually, about twice the rated current is guaranteed.
In addition, the avalanche resistance is the resistance measured by a test in which energy stored in the inductance is applied to the IGBT when the IGBT is turned off and the energy that the element breaks is evaluated.
In the following description, the circuits used in the respective tests for evaluating RBSOA tolerance and avalanche tolerance (RBSOA tolerance test and avalanche tolerance test) are all normally used in this type of test.

まず、本実験用に特別に準備した試験対象IGBTのサンプル(チップ)について、本発明者が行ったRBSOA耐量試験及びアバランシェ耐量試験における各不良率(異常品の出ている確率)、並びにアバランシェ耐量試験でスクリーニングした後のRBSOA不良率は、前2者が共に数%(ほぼ同値)、後者がほぼ0%であった。
なお、アバランシェ耐量試験でスクリーニングした後のRBSOA不良率ほぼ0%は、図1に示すように、アバランシェ耐量試験において定アバランシェストレスを印加してアバランシェ耐量異常品をスクリーニングした後の、残余のサンプルについてのRBSOA不良率である。
First, with respect to the sample (chip) of the IGBT to be tested specially prepared for this experiment, each defect rate (probability of abnormal products appearing) in the RBSOA tolerance test and avalanche tolerance test conducted by the present inventors, and avalanche tolerance The RBSOA failure rate after screening in the test was several percent (almost the same value) for the former two and almost 0% for the latter.
As shown in FIG. 1, the RBSOA defect rate after screening in the avalanche resistance test is about 0% for the remaining samples after screening for avalanche resistance abnormal products by applying a constant avalanche stress in the avalanche resistance test. RBSOA defective rate.

上記各不良率によれば、
(1)RBSOA耐量試験での不良率とアバランシェ耐量試験での不良率がほぼ同程度であること、
(2)アバランシェ耐量試験でアバランシェ耐量異常品をスクリーニングした後ではRBSOA異常品は存在していないこと、
が分かる。
そしてこの(1),(2)から、本発明者は、
(3)RBSOA耐量とアバランシェ耐量に相関があること、
(4)RBSOA耐量異常品(RBSOA耐量の低いIGBT)はアバランシェ耐量試験によりスクリーニングできること、
を新たに見い出した。
According to each defect rate above,
(1) The defect rate in the RBSOA tolerance test and the defect rate in the avalanche tolerance test are approximately the same,
(2) No abnormal RBSOA product exists after screening for an abnormal avalanche product in the avalanche test.
I understand.
From these (1) and (2), the present inventor
(3) There is a correlation between RBSOA tolerance and avalanche tolerance,
(4) RBSOA tolerance abnormal products (IGBT with low RBSOA tolerance) can be screened by an avalanche tolerance test,
Newly found.

RBSOA耐量とアバランシェ耐量は、いずれもボディ拡散層の形成不均一、ゲート酸化膜の局所的な薄膜化等で電流が不均一に流れるという要素によって低下する。正常品では、それぞれ異なる破壊メカニズムを示し、破壊に至るエネルギも異なるが、RBSOA耐量異常品とアバランシェ耐量異常品の異常要因は同様となる。そこで本発明者は、RBSOA耐量異常品をアバランシェ耐量試験によりスクリーニングすることが可能になると考え、本発明を実現するに至った。
上述したように、RBSOA耐量試験は大電流を流す試験であり、現状のウエーハテスタ等を用いた全数試験が困難であり、素子をモジュール状態に組み立てた後に試験を行う必要があった。しかし、ウエーハテスタ等を用いて試験可能なアバランシェ耐量試験をRBSOA耐量試験の代替として行うことができれば、RBSOA耐量を保証するための試験を高いスループットで行うことができ、また、不良素子の発見のためのコストを大幅に低下できる。
上掲(3),(4)を新たに見い出したことによれば、RBSOA耐量異常品をスクリーニングするためのアバランシェ耐量試験の合否判断の規格値を決定し、この規格値でアバランシェ耐量試験を行えば、スループットを大幅に向上し、不良素子の発見のためのコストを大幅に低下可能なRBSOA耐量試験が実現できるという結論に至った。
Both the RBSOA tolerance and the avalanche tolerance are reduced by factors such as non-uniform formation of the body diffusion layer, local thinning of the gate oxide film, etc., causing current to flow non-uniformly. The normal products show different destruction mechanisms, and the energy leading to the destruction is also different, but the abnormal factors of the RBSOA tolerance abnormal product and the avalanche tolerance abnormal product are the same. Therefore, the present inventor considered that it would be possible to screen RBSOA tolerance abnormal products by an avalanche tolerance test, and realized the present invention.
As described above, the RBSOA tolerance test is a test in which a large current is passed, and it is difficult to perform a total number test using a current wafer tester or the like, and it is necessary to perform a test after the elements are assembled in a module state. However, if an avalanche resistance test that can be tested using a wafer tester or the like can be performed as an alternative to the RBSOA resistance test, a test for assuring the RBSOA resistance can be performed at a high throughput, and a defective element can be found. Cost can be greatly reduced.
According to the newly found (3) and (4) above, the standard value for pass / fail judgment of the avalanche resistance test for screening RBSOA resistance abnormality products is determined, and the avalanche resistance test is performed with this standard value. For example, it has been concluded that an RBSOA tolerance test can be realized that can greatly improve the throughput and significantly reduce the cost for finding a defective element.

以下、上掲(3),(4)に基づき、RBSOA耐量異常品をスクリーニングするための、換言すればRBSOA耐量を保証するためのアバランシェ耐量の合否判断規格値の決定方法を説明する。
まず第1例として、RBSOA耐量とアバランシェ耐量の相関関係からアバランシェ耐量の合否判断の規格値を決定する方法について説明する。
この第1例は、まず、ウエーハ上の隣接するチップ(IGBT素子)につき、それぞれRBSOA耐量とアバランシェ耐量を測定してRBSOA耐量−アバランシェ耐量相関グラフ(相関データ)を作成し、次に、このグラフから所望のRBSOA耐量を保証できるアバランシェ耐量を読み取り、これをアバランシェ耐量の合否判断の規格値とする方法である。
In the following, based on the above (3) and (4), a method for determining the pass / fail judgment standard value of the avalanche resistance for screening RBSOA tolerance abnormal products, in other words, for guaranteeing the RBSOA tolerance will be described.
First, as a first example, a method for determining a standard value for determining whether or not avalanche resistance is acceptable from the correlation between RBSOA resistance and avalanche resistance will be described.
In this first example, RBSOA tolerance and avalanche tolerance are measured for adjacent chips (IGBT elements) on the wafer, respectively, and an RBSOA tolerance-avalanche tolerance correlation graph (correlation data) is created. In this method, an avalanche resistance capable of guaranteeing a desired RBSOA resistance is read, and this is used as a standard value for determining whether or not the avalanche resistance is acceptable.

以下、図2〜図4を参照して第1例の詳細を述べる。
RBSOA耐量やアバランシェ耐量の測定後のチップは、その測定により破壊されるので、特定の1つのチップについてRBSOA耐量とアバランシェ耐量の両方の測定は不可能である。一方、ウエーハ上における素子特性にはウエーハ面内依存性が存在するので、図2に示すウエーハ31上の隣接するチップ32,32の特性はそれぞれ同程度であると考えられる。
そこで、隣接するチップ32,32につき、一方はRBSOA耐量を、他方はアバランシェ耐量を測定することとすれば、それらの測定結果は隣接するチップ32,32の位置における特定の1つのチップのRBSOA耐量及びアバランシェ耐量の測定結果であるとみることができる。
したがって、ウエーハ31上の隣接するチップ32,32を用いて各別にRBSOA耐量とアバランシェ耐量を測定し、その値をその箇所での1つのチップのRBSOA耐量及びアバランシェ耐量であるとして相関データを取得し、RBSOA耐量−アバランシェ耐量相関グラフを作成する。
図3は、上記ウエーハ31上の隣接するチップ32,32の多数組について、上述した手順でそれぞれRBSOA耐量とアバランシェ耐量を測定し、両耐量についての相関データを取得し、作成されたRBSOA耐量−アバランシェ耐量相関グラフ(直線41)を模式的に示す図である。図中の領域42は、相関分布の範囲の概略を示す。
Details of the first example will be described below with reference to FIGS.
Since the chip after the measurement of the RBSOA resistance and the avalanche resistance is broken by the measurement, it is impossible to measure both the RBSOA resistance and the avalanche resistance for a specific chip. On the other hand, since the element characteristics on the wafer have in-wafer dependence, it is considered that the characteristics of the adjacent chips 32 and 32 on the wafer 31 shown in FIG.
Therefore, if one of the adjacent chips 32 and 32 measures the RBSOA tolerance, and the other measures the avalanche tolerance, the measurement result is the RBSOA tolerance of a specific chip at the position of the adjacent chips 32 and 32. And it can be considered that it is a measurement result of avalanche tolerance.
Therefore, RBSOA tolerance and avalanche tolerance are measured separately using adjacent chips 32 and 32 on the wafer 31, and the correlation data is obtained assuming that the values are the RBSOA tolerance and avalanche tolerance of one chip at that location. Then, a RBSOA tolerance-avalanche tolerance correlation graph is created.
FIG. 3 shows the RBSOA tolerance-measured by measuring the RBSOA tolerance and the avalanche tolerance in the above-described procedure for a large number of adjacent chips 32, 32 on the wafer 31, and obtaining correlation data for both tolerances. It is a figure which shows typically an avalanche tolerance correlation graph (straight line 41). A region 42 in the figure shows an outline of the range of the correlation distribution.

図4は、試験対象IGBTのサンプル(チップ)について、上述したと同様の手順でRBSOA耐量試験及びアバランシェ耐量試験を実際に行い、得られたRBSOA耐量−アバランシェ耐量相関の例を示すグラフ(直線51)である。
この直線51は、RBSOA耐量からアバランシェ耐量を一義的に得られるグラフであり、一例として、x軸方向にRBSOA耐量を、y軸方向にアバランシェ耐量をとった図4に示すxy座標系において、y=0.0093x−4.9466を示し、この場合の相関係数は0.8134であった。なお、一般的な例と同じく、RBSOA耐量試験は高温=150℃の環境下で、アバランシェ耐量試験は室温=25℃の環境下で行った。
第1例では、この図4に示すグラフから、所望のRBSOA耐量を保証できるアバランシェ耐量を読み取り、これをアバランシェ耐量の合否判断の規格値(RBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値)として決定する。例えばRBSOA耐量600Aを保証すべき場合、図4に示す直線51によれば、対応するアバランシェ耐量(合否判断の規格値)は0.63J程度となる。
そこで、上述と同様に設計、作成された出荷用のウエーハ上の個々のチップ(試験対象IGBT素子単体)につき、それぞれ上記アバランシェ耐量0.63Jを合否判断の規格値として用い、評価すればRBSOA耐量600Aを保証する試験が行われたことになる。つまり、チップ状態で行うウエーハテスト等によってRBSOA耐量を保証する試験が可能となり、RBSOA耐量試験のスループットを大幅に向上でき、また、不良素子の発見のためのコストも大幅に低下できる。
FIG. 4 is a graph (straight line 51) showing an example of the RBSOA tolerance-avalanche tolerance correlation obtained by actually conducting the RBSOA tolerance test and the avalanche tolerance test in the same procedure as described above for the sample (chip) of the IGBT to be tested. ).
This straight line 51 is a graph in which the avalanche resistance is uniquely obtained from the RBSOA resistance, and as an example, in the xy coordinate system shown in FIG. 4 where the RBSOA resistance is taken in the x-axis direction and the avalanche resistance is taken in the y-axis direction. = 0.0093x-4.9466, and the correlation coefficient in this case was 0.8134. As in the general example, the RBSOA tolerance test was performed in a high temperature = 150 ° C. environment, and the avalanche resistance test was performed in a room temperature = 25 ° C. environment.
In the first example, the avalanche resistance that can guarantee the desired RBSOA tolerance is read from the graph shown in FIG. 4, and this is used as a standard value for determining whether or not the avalanche resistance is acceptable (pass / fail judgment of the avalanche tolerance test performed as an alternative to the RBSOA tolerance test). Standard value). For example, when the RBSOA tolerance 600A should be guaranteed, according to the straight line 51 shown in FIG. 4, the corresponding avalanche tolerance (standard value of the pass / fail judgment) is about 0.63J.
Therefore, for each chip (test target IGBT element) designed and created in the same manner as described above, the avalanche resistance 0.63J is used as the standard value for pass / fail judgment, and the RBSOA resistance is evaluated. A test guaranteeing 600A has been conducted. That is, a test for assuring the RBSOA tolerance test can be performed by a wafer test or the like performed in a chip state, the throughput of the RBSOA tolerance test can be greatly improved, and the cost for finding a defective element can be greatly reduced.

次に第2例について説明する。
第2例は、RBSOA耐量正常品のアバランシェ耐量分布からアバランシェ耐量の合否判断の規格値を決定する方法である。
この第2例は、まず、ウエーハ上の多数のチップ(IGBT素子)の中から複数のチップをサンプル(第1サンプル群)として用いてアバランシェ耐量試験を行い、アバランシェ耐量分布を得る(図5参照)。後に行うチップの特性の分布が正常品と異常品とに明確に区分けできることを確認するためである。
次に、上記アバランシェ耐量分布を得たチップとは別の複数のチップをサンプル群(第2サンプル群)として用いてRBSOA耐量試験を行い、RBSOA耐量が正常とみなし得るサンプルのRBSOA耐量測定結果から、RBSOA耐量の異常品を確実にスクリーニングでき、かつ正常品のRBSOA耐量破壊に至らないであろうとされる規格値を決定する。
次に、上記第1,第2サンプル群とは別の複数のチップをサンプル群(第3サンプル群)として用い、この第3サンプル群に対して、上記第2サンプル群を用いて決定した上記規格値を合否判断の規格値としてRBSOA耐量試験を行い、正常品のスクリーニングを行う。
そして、このスクリーニングにより得られた正常品に対してアバランシェ耐量試験を行い、その正常品分布の下限値を、RBSOA耐量を保証するアバランシェ耐量試験の合否判断の規格値とする。なお上記下限値は、厳格な意味での(実際の)下限値とする必要はなく、上記第1サンプル群を用いて区分けされた正常品と異常品との分布の境界領域の中央値(図5参照)を考慮し、大凡この中央値よりも正常品側の値であれば実際の下限値より低い値であってもよい。つまり、下限値以下であって下限値近傍領域内の値であればよい。
Next, a second example will be described.
The second example is a method of determining the standard value for the pass / fail judgment of the avalanche resistance from the avalanche resistance distribution of the normal RBSOA tolerance.
In the second example, first, an avalanche resistance test is performed by using a plurality of chips as samples (first sample group) from a large number of chips (IGBT elements) on the wafer to obtain an avalanche resistance distribution (see FIG. 5). ). This is to confirm that the distribution of the characteristics of the chip to be performed later can be clearly classified into normal products and abnormal products.
Next, an RBSOA tolerance test is performed using a plurality of chips different from the avalanche tolerance distribution as a sample group (second sample group), and the RBSOA tolerance measurement result of the sample that can be regarded as normal RBSOA tolerance The standard value is determined so that an abnormal product of the RBSOA tolerance can be surely screened and the normal RBSOA tolerance will not be destroyed.
Next, a plurality of chips different from the first and second sample groups are used as a sample group (third sample group), and the third sample group is determined using the second sample group. The RBSOA tolerance test is performed using the standard value as the standard value for pass / fail judgment, and normal products are screened.
Then, the avalanche resistance test is performed on the normal product obtained by this screening, and the lower limit value of the normal product distribution is set as the standard value for the pass / fail judgment of the avalanche resistance test that guarantees the RBSOA resistance. The lower limit value does not need to be a (actual) lower limit value in a strict sense, and is the median value of the boundary area of the distribution of normal products and abnormal products classified using the first sample group (see FIG. 5), a value lower than the actual lower limit value may be used as long as it is a value on the normal product side than the median value. That is, the value may be any value that is equal to or lower than the lower limit value and within the vicinity of the lower limit value.

以下、図5〜図7を参照して第2例の詳細を述べる。
上述したように、まずウエーハ上の多数のチップ(IGBT素子)の中から複数のチップをサンプル(第1サンプル群)として用いてアバランシェ耐量試験を行い、アバランシェ耐量分布を得て、このアバランシェ耐量分布が正常品と異常品の分布に分かれることを確認する(図5参照)。なお、第2例においては、第1例の説明に用いた素子とは定格が異なる素子のサンプルを用いている。
次に、上記アバランシェ耐量分布を得たチップとは別の第2サンプル群に対してRBSOA耐量試験を行い、RBSOA耐量が正常とされるサンプルのRBSOA耐量測定結果から、RBSOA耐量の異常品を間違いなくスクリーニングできると共に、正常品のRBSOA耐量破壊に至らないとされる規格値を決定する。
次に、第1,第2サンプル群とは別の複数の第3サンプル群に対して、上記第2サンプル群を用いて決定した規格値を合否判断の規格値としてRBSOA耐量試験を行い、正常品のスクリーニングを行う。一例を挙げれば、試験対象IGBTチップのサンプル5個(第2サンプル群)についての試験済みのRBSOA耐量平均値は851Aであったので、上記合否判断の規格値を800Aとし、この800Aで正常品のスクリーニングを行った。この際の異常品の破壊耐量(RBSOA耐量)は300A程度であった(図6参照)。
そして、このスクリーニングにより得られた正常品に対してアバランシェ耐量試験を行い、その正常品分布の下限値を、RBSOA耐量を保証するアバランシェ耐量試験の合否判断の規格値とする。なお上記下限値は、厳格な意味での(実際の)下限値とする必要はなく、上記第1サンプル群を用いて区分けされた正常品と異常品との分布の境界領域の中央値(図5参照)を考慮し、大凡この中央値よりも正常品側の値であれば実際の下限値より低い値であってもよい。
次に、上記800Aでのスクリーニングの結果、得られたRBSOA耐量の正常品に対してアバランシェ耐量試験を行い、その正常品についてアバランシェ耐量分布を得る。そして、この分布の下限値を、RBSOA耐量を保証するアバランシェ耐量試験(RBSOA耐量試験の代替として行うアバランシェ耐量試験)の合否判断の規格値とする。サンプルとして用いたIGBTチップでは、RBSOA耐量正常品のアバランシェ耐量分布の下限値が1.5Jとなったため、上記合否判断の規格値は1.5Jとされた(図7参照)。
そこで、上述と同様に設計、作成された出荷用のウエーハ上の個々のチップ(試験対象IGBT素子単体)につき、それぞれ上記アバランシェ耐量1.5Jを合否判断の規格値として用い、評価すればRBSOA耐量800Aを保証する試験が行われたことになる。つまり、チップ状態で行うウエーハテスト等によってRBSOA耐量を保証する試験が可能となって、RBSOA耐量試験のスループットを大幅に向上でき、また、不良素子の発見のためのコストも大幅に低下できる。
The details of the second example will be described below with reference to FIGS.
As described above, first, an avalanche resistance test is performed by using a plurality of chips as samples (first sample group) from a large number of chips (IGBT elements) on the wafer to obtain an avalanche resistance distribution. Is divided into a distribution of normal products and abnormal products (see FIG. 5). In the second example, a sample of an element having a rating different from that of the element used in the description of the first example is used.
Next, an RBSOA tolerance test is performed on the second sample group different from the chip that has obtained the avalanche tolerance distribution, and the RBSOA tolerance measurement result of the sample in which the RBSOA tolerance is normal indicates an incorrect RBSOA tolerance product. The standard value is determined so that it can be screened without damaging the RBSOA tolerance of normal products.
Next, with respect to a plurality of third sample groups different from the first and second sample groups, an RBSOA tolerance test is performed using the standard value determined using the second sample group as a standard value for pass / fail judgment, and normal Perform product screening. For example, since the tested RBSOA tolerance average value for the five samples (second sample group) of the IGBT chip to be tested was 851A, the standard value of the above pass / fail judgment was set to 800A, and this 800A was a normal product. Was screened. In this case, the breakdown tolerance (RBSOA tolerance) of the abnormal product was about 300 A (see FIG. 6).
Then, the avalanche resistance test is performed on the normal product obtained by this screening, and the lower limit value of the normal product distribution is set as the standard value for the pass / fail judgment of the avalanche resistance test that guarantees the RBSOA resistance. The lower limit value does not need to be a (actual) lower limit value in a strict sense, and is the median value of the boundary area of the distribution of normal products and abnormal products classified using the first sample group (see FIG. 5), a value lower than the actual lower limit value may be used as long as it is a value on the normal product side than the median value.
Next, as a result of the screening at 800A, an avalanche resistance test is performed on the normal product of RBSOA resistance obtained, and an avalanche resistance distribution is obtained for the normal product. The lower limit value of this distribution is used as a standard value for pass / fail judgment of an avalanche resistance test (an avalanche resistance test performed as an alternative to the RBSOA resistance test) that guarantees RBSOA resistance. In the IGBT chip used as a sample, the lower limit value of the avalanche resistance distribution of the RBSOA resistance normal product was 1.5 J, so the standard value of the above pass / fail judgment was set to 1.5 J (see FIG. 7).
Therefore, for each chip (test target IGBT element) on a shipping wafer designed and created in the same manner as described above, the avalanche resistance 1.5J is used as a standard value for pass / fail judgment, and RBSOA resistance is evaluated. A test to assure 800A has been conducted. That is, a test for assuring the RBSOA tolerance test can be performed by a wafer test or the like performed in a chip state, the throughput of the RBSOA tolerance test can be significantly improved, and the cost for finding a defective element can be greatly reduced.

図1中のアバランシェ耐量試験でスクリーニングした後のRBSOA不良率を説明するための図である。It is a figure for demonstrating the RBSOA defect rate after screening by the avalanche tolerance test in FIG. 本発明方法の第1例を説明するためのウエーハを一部切欠いて示す平面図である。It is a top view which shows a wafer for explaining a 1st example of a method of the present invention partially notched. 同じく第1例を説明するためのRBSOA耐量−アバランシェ耐量相関グラフを模式的に示す図である。It is a figure which shows typically the RBSOA tolerance-avalanche tolerance correlation graph for demonstrating a 1st example. サンプルについて実際に試験を行って得られたRBSOA耐量−アバランシェ耐量相関の例を示すグラフである。It is a graph which shows the example of the RBSOA tolerance-avalanche tolerance correlation obtained by actually testing about a sample. 本発明方法の第2例を説明するためのアバランシェ耐量分布図である。It is an avalanche capability distribution map for demonstrating the 2nd example of the method of this invention. 同じく第2例を説明するためのRBSOA耐量分布図である。It is a RBSOA tolerance distribution map for demonstrating a 2nd example similarly. RBSOA耐量正常品のアバランシェ耐量分布に対する合否判断の規格値の決定値を示すアバランシェ耐量分布図である。It is an avalanche tolerance distribution figure which shows the decision value of the standard value of the pass / fail judgment with respect to the avalanche tolerance distribution of a normal RBSOA tolerance.

符号の説明Explanation of symbols

31:ウエーハ、32:チップ、41,51:直線(RBSOA耐量−アバランシェ耐量相関グラフ)
31: Wafer, 32: Chip, 41, 51: Straight line (RBSOA tolerance-avalanche tolerance correlation graph)

Claims (4)

ウエーハ面上の試験対象半導体素子の複数のサンプルのうちいずれかのサンプルにつきアバランシェ耐量試験を行ってアバランシェ耐量データを取得すると共に、前記複数のサンプルのうち前記アバランシェ耐量データの取得に用いたサンプルに隣接するサンプルにつきRBSOA耐量試験を行ってRBSOA耐量データを取得し、両データからRBSOA耐量とアバランシェ耐量の相関データを取得し、この相関データから、RBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値を決定し、この規格値を用いて試験対象半導体素子に対して行ったアバランシェ耐量試験の合否判断結果をその試験対象半導体素子のRBSOA耐量の合否判断結果とすることを特徴とする半導体素子の試験方法。 The avalanche resistance data is obtained by performing an avalanche resistance test for any one of the plurality of samples of the semiconductor device to be tested on the wafer surface, and the sample used for acquiring the avalanche resistance data among the plurality of samples. RBSOA tolerance test is performed for adjacent samples to obtain RBSOA tolerance data, correlation data between RBSOA tolerance and avalanche tolerance is obtained from both data, and pass / fail judgment of avalanche tolerance test performed as an alternative to RBSOA tolerance test is obtained from this correlation data And a pass / fail judgment result of an avalanche resistance test performed on the test target semiconductor element using the standard value as a pass / fail judgment result of the RBSOA resistance of the test target semiconductor element. Device testing method. ウエーハ面上の試験対象半導体素子の複数のサンプル群のうちいずれかのサンプル群につき、RBSOA耐量試験を行って、RBSOA耐量の異常品をスクリーニング可能かつ正常品の破壊に至らないとされるRBSOA耐量の規格値1を決定し、この決定された規格値1を合否判断の規格値として、前記複数のサンプル群のうち前記RBSOA耐量の規格値1の決定に用いたサンプル群とは別のサンプル群につきRBSOA耐量試験を行ってRBSOA耐量の正常品のスクリーニングを行い、このスクリーニングにより得られた前記RBSOA耐量の正常品に対してアバランシェ耐量試験を行い、その正常品分布の下限値以下であって下限値近傍領域内の値をRBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値2として決定し、この規格値2を用いて試験対象半導体素子に対して行ったアバランシェ耐量試験の合否判断結果をその試験対象半導体素子のRBSOA耐量の合否判断結果とすることを特徴とする半導体素子の試験方法。 An RBSOA tolerance test is performed on any one of a plurality of sample groups of the semiconductor device to be tested on the wafer surface, and an RBSOA tolerance tester can be screened for an abnormal product of RBSOA tolerance and the normal product is not destroyed. And a sample group different from the sample group used to determine the standard value 1 of the RBSOA tolerance among the plurality of sample groups. An RBSOA tolerance test is conducted to screen normal products of RBSOA tolerance, and an avalanche tolerance test is performed on the normal products of the RBSOA tolerance obtained by this screening. Standard value for pass / fail judgment of avalanche tolerance test in which the value in the vicinity of the value is substituted for RBSOA tolerance test Determined as, it said to Rukoto and acceptance judgment result of the RBSOA capability of the tested semiconductor devices acceptability judgment result of the avalanche resistance test performed on the test subject semiconductor device by using the standard value 2 half Conductor element testing method. ウエーハ面上の試験対象半導体素子の複数のサンプルからRBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値を決定し、この規格値を用いて試験対象半導体素子に対して行ったアバランシェ耐量試験の合否判断結果をその試験対象半導体素子のRBSOA耐量の合否判断結果とする半導体素子の試験方法における前記規格値の決定方法であって、
前記複数のサンプルのうちいずれかのサンプルにつきアバランシェ耐量試験を行ってアバランシェ耐量データを取得すると共に、前記複数のサンプルのうち前記アバランシェ耐量データの取得に用いたサンプルに隣接するサンプルにつきRBSOA耐量試験を行ってRBSOA耐量データを取得し、両データからRBSOA耐量とアバランシェ耐量の相関データを取得し、この相関データから前記規格値を決定することを特徴とする規格値決定方法。
A standard value for pass / fail judgment of an avalanche resistance test performed as an alternative to the RBSOA resistance test is determined from a plurality of samples of the semiconductor element under test on the wafer surface, and the avalanche resistance performed on the test target semiconductor element using this standard value wherein a method for determining the standard value for definitive acceptance or rejection determination result of the test to test methods of the semiconductor device according to acceptance judgment result of the RBSOA capability of the tested semiconductor devices,
An avalanche resistance test is performed on any one of the plurality of samples to acquire avalanche resistance data, and an RBSOA resistance test is performed on a sample adjacent to the sample used for acquiring the avalanche resistance data among the plurality of samples. A standard value determination method comprising: obtaining RBSOA tolerance data, obtaining correlation data between RBSOA tolerance and avalanche tolerance from both data, and determining the standard value from the correlation data.
ウエーハ面上の試験対象半導体素子の複数のサンプル群からRBSOA耐量試験の代替として行うアバランシェ耐量試験の合否判断の規格値2を決定し、この規格値2を用いて試験対象半導体素子に対して行ったアバランシェ耐量試験の合否判断結果をその試験対象半導体素子のRBSOA耐量の合否判断結果とする半導体素子の試験方法における前記規格値2の決定方法であって、
前記複数のサンプル群のうちいずれかのサンプル群につき、RBSOA耐量試験を行って、RBSOA耐量の異常品をスクリーニング可能かつ正常品の破壊に至らないとされるRBSOA耐量の規格値1を決定し、この決定された規格値1を合否判断の規格値として、前記複数のサンプル群のうち前記RBSOA耐量の規格値の決定に用いたサンプル群とは別のサンプル群につきRBSOA耐量試験を行ってRBSOA耐量の正常品のスクリーニングを行い、このスクリーニングにより得られた前記RBSOA耐量の正常品に対してアバランシェ耐量試験を行い、その正常品分布の下限値以下であって下限値近傍領域内の値から前記規格値2を決定することを特徴とする規格値決定方法。
A standard value 2 for determining whether or not the avalanche resistance test is performed as an alternative to the RBSOA resistance test is determined from a plurality of sample groups of the test target semiconductor elements on the wafer surface. A determination method of the standard value 2 in the test method of a semiconductor device, in which the pass / fail judgment result of the avalanche withstand test is the RBSOA tolerance test result of the semiconductor device under test,
An RBSOA tolerance test is performed for any one of the plurality of sample groups, and an RBSOA tolerance standard value that can be screened for abnormal RBSOA tolerance products and does not lead to destruction of normal products is determined. Using the determined standard value 1 as a standard value for pass / fail judgment, an RBSOA tolerance test is performed on a sample group different from the sample group used for determining the standard value of the RBSOA tolerance among the plurality of sample groups. The normal product of the RBSOA resistance obtained by this screening is subjected to an avalanche resistance test, and the standard is determined based on the value within the lower limit value range of the normal product distribution and below the lower limit value. A standard value determination method characterized by determining value 2 .
JP2005107573A 2005-04-04 2005-04-04 Semiconductor device test method and standard value determination method Expired - Fee Related JP4577506B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005107573A JP4577506B2 (en) 2005-04-04 2005-04-04 Semiconductor device test method and standard value determination method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005107573A JP4577506B2 (en) 2005-04-04 2005-04-04 Semiconductor device test method and standard value determination method

Publications (2)

Publication Number Publication Date
JP2006284490A JP2006284490A (en) 2006-10-19
JP4577506B2 true JP4577506B2 (en) 2010-11-10

Family

ID=37406563

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005107573A Expired - Fee Related JP4577506B2 (en) 2005-04-04 2005-04-04 Semiconductor device test method and standard value determination method

Country Status (1)

Country Link
JP (1) JP4577506B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5696713B2 (en) 2012-11-06 2015-04-08 株式会社デンソー Semiconductor device and inspection method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03166745A (en) * 1989-11-27 1991-07-18 Nippon Mining Co Ltd Evaluating method for field effect transistor
JP4088263B2 (en) * 1992-07-02 2008-05-21 株式会社東芝 High voltage semiconductor element

Also Published As

Publication number Publication date
JP2006284490A (en) 2006-10-19

Similar Documents

Publication Publication Date Title
Alam et al. A study of soft and hard breakdown-Part II: Principles of area, thickness, and voltage scaling
US7948249B2 (en) Semiconductor chip having a crack test circuit and method of testing a crack of a semiconductor chip using the same
EP2162905B1 (en) Method and apparatus for monitoring vias in a semiconductor fabrication
US7749778B2 (en) Addressable hierarchical metal wire test methodology
JP4577506B2 (en) Semiconductor device test method and standard value determination method
US20140107961A1 (en) Testing method and testing system for semiconductor element
US8890557B2 (en) Built-in self-test method and structure
US6836106B1 (en) Apparatus and method for testing semiconductors
JP4984714B2 (en) Inspection method of semiconductor device
Balachandran et al. Improvement of SRAM-based failure analysis using calibrated Iddq testing
JP2013120875A (en) Semiconductor wafer test method
US20260050730A1 (en) Design for manufacturability (dfm) structures for detection of overlay shifts in fabrication process systems and methods
US7089138B1 (en) Canary device for failure analysis
CN114355136A (en) Method for testing high resistance failure of semiconductor device
JP4852943B2 (en) Method for sorting semiconductor device chips
KR100683386B1 (en) Method and device for defect detection of semiconductor device using laser scan
US20250052808A1 (en) Wafer analyzing device and wafer analyzing system
JP2013083537A (en) Defect analyzing method, defect analyzing device and defect analyzing program for semiconductor devices
Kim et al. Voltage Free Failure Analysis of Sub-15nm DRAM Gate Insulator Breakdown based on Thermal Laser Stimulation
US20250164556A1 (en) Method and device of manufacturing semiconductor device
Wen et al. How to Locate Resistance VIA by Analysing Schematic Combined with EMMI Result on Integrated Circuit Failed at Cold Temperature
KR100934793B1 (en) Semiconductor device test method and apparatus and proper stress voltage detection method
CN118737872A (en) Semiconductor test structure, semiconductor test method and chip failure analysis method
Ahmad et al. Identification Of Recovering Idss Failure Mode Via Novel Comprehensive Failure Analysis Technique For Mosfet Device
JP4744884B2 (en) Wafer inspection apparatus and wafer inspection method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070620

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100113

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100127

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100316

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100623

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100708

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100728

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100810

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130903

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130903

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees