Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4587515B2 - Manufacturing method of semiconductor light emitting device - Google Patents
[go: Go Back, main page]

JP4587515B2 - Manufacturing method of semiconductor light emitting device - Google Patents

Manufacturing method of semiconductor light emitting device Download PDF

Info

Publication number
JP4587515B2
JP4587515B2 JP2000050979A JP2000050979A JP4587515B2 JP 4587515 B2 JP4587515 B2 JP 4587515B2 JP 2000050979 A JP2000050979 A JP 2000050979A JP 2000050979 A JP2000050979 A JP 2000050979A JP 4587515 B2 JP4587515 B2 JP 4587515B2
Authority
JP
Japan
Prior art keywords
semiconductor layer
type semiconductor
conductivity type
reverse
light emitting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000050979A
Other languages
Japanese (ja)
Other versions
JP2001244500A (en
Inventor
達也 岸本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2000050979A priority Critical patent/JP4587515B2/en
Publication of JP2001244500A publication Critical patent/JP2001244500A/en
Application granted granted Critical
Publication of JP4587515B2 publication Critical patent/JP4587515B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Led Devices (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は半導体発光装置の製造方法に関する
【0002】
【従来の技術】
従来の半導体発光装置を図4から図7に示す。図4は断面図、図5は平面図、図6は図5のA−A'線断面図、図7は島状半導体層部分を拡大して示す平面図である。図4において、21は高抵抗シリコン基板、22は一導電型半導体層、23は逆導電型半導体層、24は個別電極、25は共通電極である。
【0003】
高抵抗シリコン基板21上に、一導電型半導体層22と逆導電型半導体層23を一導電型半導体層22よりも逆導電型半導体層23が小面積となるように設けると共に、この一導電型半導体層22の露出部に共通電極25を接続して設け、逆導電型半導体層23に個別電極24を接続して設けている。なお、図4において、26は窒化シリコン膜などから成る保護膜である。また、共通電極25は、図5に示すように、隣接する島状の一導電型半導体層22ごとに異なる群に属するように二群に分けて接続して設けられ、隣接する島状の逆導電型半導体層23は同じ個別電極24に接続されている。
【0004】
このような発光ダイオードアレイでは、個別電極24と共通電極25の組み合わせを選択して電流を流すことによって、各発光ダイオードを選択的に発光させることができる。
【0005】
【発明が解決しようとする課題】
ところが、この従来の半導体発光装置では、島状半導体層22、23を島状にパターンニングする際に、エッチング液の組成によって、島状半導体層22、23が並ぶ方向の断面が、図6に示すように、高抵抗シリコン基板21に近い下端部が広がる形状になっており、逆導電型半導体層23の上端部よりも一導電型半導体層22の下端部が幅広な形状となっていた。
【0006】
そのため、島状半導体22、23と隣接する島状半導体22、23との間を通る電極配線パターン24は、パターニングの露光工程において、照射光の不安定な反射により、図7に示すように、配線パターン24の縁部の形状が凹凸にみだれていた。つまり、フォトリソ工程の露光時にUV光を照射するが、フォトマスクパターンが真っ直ぐでも、基板側に段差や荒れがあるとUV光が反射し、形成される配線パターンの縁部に凹凸ができやすくなる。このような配線パターン24の縁部のみだれによって、島状半導体層22、23と隣接する島状半導体22、23との間を通る配線パターン24で反射する光の光量がばらつき、光プリントヘッドとして用いた場合に鮮明な画像が得られないという問題があった。
【0007】
本発明はこのような従来装置の問題点に鑑みてなされたものであり、島状半導体層の断面がシリコン基板に近い下端部でも広がらないような形状にして、島状半導体層と隣接する島状半導体層との間を通る電極配線パターンの縁部の形状を良好にし、もってこの電極配線パターンで反射する光の光量がばらつかないようにする半導体発光装置の製造方法を提供することを目的とする。
【0008】
【課題を解決するための手段】
上記目的を達成するために、本発明に係る半導体発光装置の製造方法では、単結晶基板上に島状の一導電型半導体層と一導電型半導体層の一部が露出するように逆導電型半導体積層して設け、前記一導電型半導体層と前記逆導電型半導体層に電極を接続して設け、隣接する一導電型半導体層および隣接する逆導電型半導体層のいずれか一方の半導体層の電極が互いに接続されるように、前記一方の半導体層間に電極を接続する配線を設け半導体発光装置の製造方法において、前記一方の半導体層の間をエッチングする際に、前記一導電型半導体層のエッチングレートに比べて前記逆導電型半導体層のエッチグレートが大きく、かつ、前記一導電型半導体層の異方性によってエッチング形状が順メサになり、前記逆導電型半導体層の異方性によってエッチング形状が逆メサになるとともに、前記エッチングレートの違いにより前記逆導電型半導体層の異方性が支配的となるように組成比を調整した、H SO /H /H O系,HCl/H /H O系,およびHF/H /H O系のいずれかのエッチャントを用いて、前記一方の半導体層が並ぶ方向の断面において、前記一方の半導体層が並ぶ方向の断面において、前記一導電型半導体層の下端部が前記逆導電型半導体層の上端部より幅狭になるようにすることを特徴とする。
【0009】
【発明の実施の形態】
以下、本発明を添付図面に基づき詳細に説明する。
図1から図3は本発明に係る半導体発光装置の一実施形態を示す図であり、図1は島状半導体層が並ぶ方向と交差する方向における島状半導体層の断面を示し、図2は島状半導体層が並ぶ方向における島状半導体層の断面を示し、図3は島状半導体層を平面視した状態を示す。図1ないし図3において、1は高抵抗シリコン基板、2は一導電型半導体層、3は逆導電型半導体層、4は個別電極、5は共通電極である。
【0010】
本発明に係る半導体発光装置では、{100}面を[011]方向に2〜7°オフさせた高抵抗単結晶シリコン基板やサファイア(Al23)のC面基板などが好適に用いられる。
【0011】
一導電型半導体層2は、バッファ層2a、オーミックコンタクト層2b、および電子の注入層2cで構成される。バッファ層2aは2〜4μm程度の厚みに形成され、オーミックコンタクト層2bは0.1〜1.0μm程度の厚みに形成され、電子の注入層2cは0.2〜0.4μm程度の厚みに形成される。バッファ層2aとオーミックコンタクト層2bはガリウム砒素などで形成され、電子の注入層2cはアルミニウムガリウム砒素などで形成される。オーミックコンタクト層2bはシリコンなどの一導電型半導体不純物を1×10161×1019atoms/cm程度含有し、電子の注入層2cもシリコンなどの一導電型半導体不純物を1×10161×1019atoms/cm程度含有する。バッファ層2aは高抵抗シリコン基板1と半導体層との格子定数の不整合に基づくミスフィット転位を防止するために設けるものであり、半導体不純物を含有させる必要はない。
【0012】
逆導電型半導体層3は、発光層3a、クラッド層3b、および第2のオーミックコンタクト層3cで構成される。発光層3aとクラッド層3bは0.2〜4μm程度の厚みに形成され、第2のオーミックコンタクト層3cは0.01〜1μm程度の厚みに形成される。発光層3aとクラッド層3bはアルミニウムガリウム砒素などから成り、第2のオーミックコンタクト層3cはガリウム砒素などから成る。
【0013】
発光層3aとクラッド層3bは、電子の閉じ込め効果と光の取り出し効果を考慮してアルミニウム砒素(AlAs)とガリウム砒素(GaAs)との混晶比を異ならしめる。発光層3aおよびクラッド層3bは亜鉛(Zn)などの逆導電型半導体不純物を1×10161×1021atoms/cm程度含有し、第2のオーミックコンタクト層3cは亜鉛などの逆導電型半導体不純物を1×10191×1021atoms/cm程度含有する。
【0014】
絶縁膜6は窒化シリコンなどから成り、厚み3000Å程度に形成される。個別電極4と共通電極5は金/クロム(Au/Cr)などから成り、厚み1μm程度に形成される。
【0015】
本発明の半導体発光装置でも、図5の従来例に示すように、一導電型半導体層2(22)と逆導電型半導体層3(23)から成る島状半導体層2(22)、3(23)を基板1(21)上に一列状に並べて、隣接する島状半導体層2(22)、3(23)毎に同じ個別電極4(24)に接続し、同じ個別電極4(24)に接続された下の一導電型半導体層2(22)が異なる共通電極5(25)に接続されるように複数群に分けて接続される。個別電極4(24)を選択して電流を流すことによってページプリンタ用感光ドラムの露光用光源として用いられる。
【0016】
本発明に係る半導体発光装置の島状半導体層が並ぶ方向における断面を図2に示す。一般的にガリウム砒素のウエットエッチングでは、H2SO4(98%)/H22(30%)/H2Oを適当な比で混合した液が用いられ、異方性エッチングによって、{100}面のエッチングで[110]方向に順メサ形状、[1−10]方向に逆メサ形状を得ることが知られているが、ガリウム砒素の上にアルミニウムガリウム砒素が積層されていると、アルミニウムガリウム砒素のエッチングレートがガリウム砒素のそれより大きいため、アルミニウムガリウム砒素層での逆メサ形状が支配的となり、下層のガリウム砒素はそこだけ見れば必ずしも逆メサ形状にはならない。よって、液組成によっては図6に示すような形状になるが、エッチング液のH2SO4/H22/H2Oの内、H22比により島状半導体層が並ぶ方向における島状半導体層の断面形状を変化させることができる。
【0017】
例えば上層がアルミニウム(0.3)ガリウム(0.7)砒素の場合、H22(30重量%)50容量w%(H22単独で15容量%)程度で逆導電型半導体層3の上端と一導電型半導体層2の下端が基板1に対してほぼ垂直線上になる。このH22比を小さくすると一導電型半導体層2の下端が逆導電型半導体層3の上端より幅広になり、図6に示したように、基板1(11)付近で長く裾を引く形になるが、H22比を大きくすると、図2に示すように、一導電型半導体層2の下端部を逆導電型半導体層3の上端部より幅狭にして内側にすることができる。
【0018】
また、一導電型半導体層2の下端部を逆導電型半導体層3の上端部より幅狭にする別の方法として、同量のH比の場合、HSO比を上げることでも一導電型半導体層2の下端部の裾を抑えることができる
【0019】
こうして一導電型半導体層2の下端部が逆導電型半導体層3の上端部より幅狭になって内側になれば、その後の電極形成工程において、島状半導体層2、3と隣接する島状半導体層2、3との間を通る配線パターン4に対し、露光時の光の乱反射等が抑えられ、良好なパターンを形成することができる。このようにしてできあがった半導体発光装置では、島状半導体層2、3と隣接する島状半導体層2、3との間を通る電極配線パターン4で反射する光の光量を均一化することができる。
【0020】
なお、用いるエッチング液はH2SO4/H22/H2O系に限らず、酸においてはH2SO4の代わりにHCl(aq)、HF(aq)等でもよい。
【0021】
また、上記実施形態では、個別電極4が島状半導体層2、3間を通る例について述べたが、共通電極5が島状半導体層2、3間を通る場合も同様な作用・効果が得られる。
【0022】
次に、上述のような半導体発光装置の製造方法を説明する。まず、高抵抗シリコン単結晶基板1上に、一導電型半導体層2、逆導電型半導体層3をMOCVD法などで順次積層して形成する。
【0023】
この場合、原料ガスとしてはTMG((CH33Ga)、TEG((C253Ga)、アルシン(AsH3)、TMA((CH33Al)、TEA((C253Al)などが用いられ、導電型を制御するためのガスとしては、シラン(SiH4)、セレン化水素(H2Se)、DMZ((CH32Zn)などが用いられ、キャリアガスとしては、H2などが用いられる。
【0024】
次に、隣接する素子同志が電気的に分離されるように、半導体層2、3を島状にパターニングする。その際、例えばH2SO4/H22/H2O系のH22比の大きい液を用い、一導電型半導体層2の下端が逆導電型半導体層3の上端より幅狭になるようにする。
【0025】
次に、一導電型半導体層2の一端部側の一部が露出し、且つ逆導電型半導体層3の上端部が一導電型半導体層2の下端部よりも幅広に形成されるように、一導電型半導体層2と逆導電型半導体層3とをエッチングする。このエッチングもHSO/H/HO系の液を用いたウットエッチングで行なったり、CClガスを用いたドライエッチングで行ったりなどして行なう。
【0026】
次に、プラズマCVD法で、シランガス(SiH4)とアンモニアガス(NH3)を用いて窒化シリコンから成る絶縁膜6を形成してパターニングする。最後に、クロムと金を蒸着法やスパッタリング法で形成してパターニングすることにより完成する。
【0027】
【発明の効果】
以上のように、本発明に係る半導体発光装置によれば、島状半導体層が並ぶ方向の断面において、一導電型半導体層の下端部が逆導電型半導体層の上端部より幅狭であることから、島状半導体層と隣接する島状半導体層との間を通る電極配線パターンを正確な形状に形成でき、もって島状半導体層と隣接する島状半導体層との間を通る電極配線パターンで反射する光量のばらつきを極力低減でき、光プリントヘッドに用いた場合、鮮明な画像を得ることができる。
【図面の簡単な説明】
【図1】本発明に係る半導体発光装置の一実施形態を示す島状半導体層の配列方向と交差する方向における断面図である。
【図2】本発明に係る半導体発光装置の島状半導体層の配列方向における断面図である。
【図3】本発明に係る半導体発光装置の島状半導体層部分の拡大平面図である。
【図4】従来の半導体発光装置の島状半導体層の配列方向と交差する方向における断面図である。
【図5】従来の半導体発光装置を示す平面図である。
【図6】従来の半導体発光装置の島状半導体層の配列宝庫における断面図である。
【図7】従来の半導体発光装置の島状半導体層部分を拡大して示す平面図である。
【符号の説明】
1:基板、2:一導電型半導体層、3:逆導電型半導体層、4:個別電極、5:共通電極配線、6:絶縁膜
[0001]
BACKGROUND OF THE INVENTION
The present invention is related to a method of manufacturing a semiconductor light-emitting device.
[0002]
[Prior art]
A conventional semiconductor light emitting device is shown in FIGS. 4 is a cross-sectional view, FIG. 5 is a plan view, FIG. 6 is a cross-sectional view taken along the line AA ′ of FIG. 5, and FIG. 7 is a plan view showing an island-shaped semiconductor layer portion in an enlarged manner. In FIG. 4, 21 is a high-resistance silicon substrate, 22 is a one-conductivity-type semiconductor layer, 23 is a reverse-conductivity-type semiconductor layer, 24 is an individual electrode, and 25 is a common electrode.
[0003]
On the high-resistance silicon substrate 21, the one-conductivity-type semiconductor layer 22 and the reverse-conductivity-type semiconductor layer 23 are provided so that the reverse-conductivity-type semiconductor layer 23 has a smaller area than the one-conductivity-type semiconductor layer 22. A common electrode 25 is connected to the exposed portion of the semiconductor layer 22, and an individual electrode 24 is connected to the reverse conductivity type semiconductor layer 23. In FIG. 4, reference numeral 26 denotes a protective film made of a silicon nitride film or the like. In addition, as shown in FIG. 5, the common electrode 25 is provided in two groups so as to belong to different groups for each adjacent island-shaped one-conductivity-type semiconductor layer 22, and the adjacent island-shaped reverse electrode is provided. The conductive semiconductor layer 23 is connected to the same individual electrode 24.
[0004]
In such a light emitting diode array, each light emitting diode can selectively emit light by selecting a combination of the individual electrode 24 and the common electrode 25 and flowing a current.
[0005]
[Problems to be solved by the invention]
However, in this conventional semiconductor light emitting device, when the island-shaped semiconductor layers 22 and 23 are patterned into island shapes, the cross-section in the direction in which the island-shaped semiconductor layers 22 and 23 are aligned is shown in FIG. As shown, the lower end portion close to the high-resistance silicon substrate 21 is widened, and the lower end portion of the one-conductivity-type semiconductor layer 22 is wider than the upper end portion of the reverse-conductivity-type semiconductor layer 23.
[0006]
Therefore, the electrode wiring pattern 24 passing between the island-shaped semiconductors 22 and 23 and the adjacent island-shaped semiconductors 22 and 23 is caused by unstable reflection of irradiation light in the patterning exposure process, as shown in FIG. The shape of the edge of the wiring pattern 24 was found to be uneven. In other words, UV light is irradiated during exposure in the photolithographic process, but even if the photomask pattern is straight, if there is a step or roughness on the substrate side, the UV light is reflected and unevenness is likely to be formed at the edge of the formed wiring pattern. . The amount of light reflected by the wiring pattern 24 passing between the island-shaped semiconductor layers 22 and 23 and the adjacent island-shaped semiconductors 22 and 23 varies depending on the edge of the wiring pattern 24, and the optical print head is used. When used, there is a problem that a clear image cannot be obtained.
[0007]
The present invention has been made in view of the problems of such a conventional device. The island-shaped semiconductor layer is shaped so that the cross-section of the island-shaped semiconductor layer does not expand even at the lower end near the silicon substrate. An object of the present invention is to provide a method for manufacturing a semiconductor light-emitting device in which the shape of an edge of an electrode wiring pattern passing between the electrode-like semiconductor layers is improved and the amount of light reflected by the electrode wiring pattern does not vary. And
[0008]
[Means for Solving the Problems]
To achieve the above object, the manufacturing method of the semiconductor light emitting device according to the present invention, contrary to some of the island-shaped first conductivity type semiconductor layer and the one conductivity type semiconductor layer on the single crystal substrate is exposed provided by laminating the conductive semiconductor, provided by connecting the electrode and the one conductivity type semiconductor layer and the opposite conductivity type semiconductor layer, any of the adjacent one conductivity type semiconductor layer and the adjacent opposite conductivity type semiconductor layer as electrode of one semiconductor layer are connected to each other, in the manufacturing method of the semiconductor light emitting device Ru provided wiring for connecting the electrodes between the one semiconductor layer, when etching the between the one semiconductor layer The etching rate of the reverse conductivity type semiconductor layer is larger than the etching rate of the one conductivity type semiconductor layer, and the etching shape becomes a forward mesa due to the anisotropy of the one conductivity type semiconductor layer. semiconductor By anisotropic etching shape with reversed mesa and adjusting the composition ratio so anisotropy dominates the etch rate the opposite conductivity type semiconductor layer due to differences in, H 2 SO 4 / H 2 Using one of the etchants of O 2 / H 2 O system, HCl / H 2 O 2 / H 2 O system, and HF / H 2 O 2 / H 2 O system, the one semiconductor layer is aligned in cross-section, in the direction of the cross section the one semiconductor layer are arranged, characterized in that the lower end portion of the one conductivity type semiconductor layer is set to be narrower than the upper portion of the opposite conductivity type semiconductor layer.
[0009]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.
1 to 3 are views showing an embodiment of a semiconductor light emitting device according to the present invention. FIG. 1 shows a cross section of an island-shaped semiconductor layer in a direction intersecting with a direction in which the island-shaped semiconductor layers are arranged, and FIG. FIG. 3 shows a cross-sectional view of the island-shaped semiconductor layer in the direction in which the island-shaped semiconductor layers are arranged, and FIG. 1 to 3, 1 is a high-resistance silicon substrate, 2 is a one-conductivity-type semiconductor layer, 3 is a reverse-conductivity-type semiconductor layer, 4 is an individual electrode, and 5 is a common electrode.
[0010]
In the semiconductor light emitting device according to the present invention, a high-resistance single crystal silicon substrate with the {100} plane turned off by 2 to 7 ° in the [011] direction, a sapphire (Al 2 O 3 ) C-plane substrate, or the like is preferably used. .
[0011]
The one conductivity type semiconductor layer 2 includes a buffer layer 2a, an ohmic contact layer 2b, and an electron injection layer 2c. The buffer layer 2a is formed to a thickness of about 2 to 4 μm, the ohmic contact layer 2b is formed to a thickness of about 0.1 to 1.0 μm, and the electron injection layer 2c is formed to a thickness of about 0.2 to 0.4 μm. It is formed. The buffer layer 2a and the ohmic contact layer 2b are formed of gallium arsenide or the like, and the electron injection layer 2c is formed of aluminum gallium arsenide or the like. The ohmic contact layer 2b contains about 1 × 10 16 to 1 × 10 19 atoms / cm 3 of one conductivity type semiconductor impurity such as silicon, and the electron injection layer 2c also contains one conductivity type semiconductor impurity such as silicon of 1 × 10 16. ˜1 × 10 19 atoms / cm 3 is contained. The buffer layer 2a is provided to prevent misfit dislocation based on mismatch of lattice constant between the high-resistance silicon substrate 1 and the semiconductor layer, and does not need to contain semiconductor impurities.
[0012]
The reverse conductivity type semiconductor layer 3 includes a light emitting layer 3a, a clad layer 3b, and a second ohmic contact layer 3c. The light emitting layer 3a and the clad layer 3b are formed to a thickness of about 0.2 to 4 μm, and the second ohmic contact layer 3c is formed to a thickness of about 0.01 to 1 μm. The light emitting layer 3a and the cladding layer 3b are made of aluminum gallium arsenide or the like, and the second ohmic contact layer 3c is made of gallium arsenide or the like.
[0013]
The light emitting layer 3a and the clad layer 3b have different mixed crystal ratios of aluminum arsenide (AlAs) and gallium arsenide (GaAs) in consideration of the electron confinement effect and the light extraction effect. The light emitting layer 3a and the clad layer 3b contain about 1 × 10 16 to 1 × 10 21 atoms / cm 3 of a reverse conductivity type semiconductor impurity such as zinc (Zn), and the second ohmic contact layer 3c is a reverse conductivity such as zinc. A type semiconductor impurity of about 1 × 10 19 to 1 × 10 21 atoms / cm 3 is contained.
[0014]
The insulating film 6 is made of silicon nitride or the like and has a thickness of about 3000 mm. The individual electrode 4 and the common electrode 5 are made of gold / chromium (Au / Cr) or the like and are formed with a thickness of about 1 μm.
[0015]
Also in the semiconductor light emitting device of the present invention, as shown in the conventional example of FIG. 5, island-like semiconductor layers 2 (22), 3 (1) composed of a one-conductivity-type semiconductor layer 2 (22) and a reverse-conductivity-type semiconductor layer 3 (23). 23) are arranged in a line on the substrate 1 (21) and connected to the same individual electrode 4 (24) for each adjacent island-like semiconductor layer 2 (22), 3 (23), and the same individual electrode 4 (24). The lower one conductive type semiconductor layer 2 (22) connected to is connected in a plurality of groups so as to be connected to different common electrodes 5 (25). By selecting the individual electrode 4 (24) and passing a current, it is used as an exposure light source for a photosensitive drum for a page printer.
[0016]
FIG. 2 shows a cross section in the direction in which island-like semiconductor layers are arranged in the semiconductor light emitting device according to the present invention. In general, wet etching of gallium arsenide uses a liquid in which H 2 SO 4 (98%) / H 2 O 2 (30%) / H 2 O is mixed at an appropriate ratio, and by anisotropic etching, { It is known to obtain a forward mesa shape in the [110] direction and an inverted mesa shape in the [1-10] direction by etching of the 100} plane, but when aluminum gallium arsenide is laminated on the gallium arsenide, Since the etching rate of aluminum gallium arsenide is larger than that of gallium arsenide, the reverse mesa shape in the aluminum gallium arsenide layer is dominant, and the underlying gallium arsenide does not necessarily have the reverse mesa shape. Therefore, the shape shown in FIG. 6 is obtained depending on the liquid composition, but in the direction in which the island-shaped semiconductor layers are arranged depending on the H 2 O 2 ratio in the H 2 SO 4 / H 2 O 2 / H 2 O of the etching liquid. The cross-sectional shape of the island-like semiconductor layer can be changed.
[0017]
For example, when the upper layer is aluminum (0.3) gallium (0.7) arsenic, H 2 O 2 (30 wt%) 50% by volume (H 2 O 2 alone 15% by volume) and the reverse conductivity type semiconductor layer 3 and the lower end of the one-conductivity type semiconductor layer 2 are substantially perpendicular to the substrate 1. When this H 2 O 2 ratio is reduced, the lower end of the one-conductivity-type semiconductor layer 2 becomes wider than the upper end of the reverse-conductivity-type semiconductor layer 3, and as shown in FIG. 6, has a long tail near the substrate 1 (11). However, when the H 2 O 2 ratio is increased, the lower end portion of the one-conductivity-type semiconductor layer 2 may be narrower than the upper end portion of the reverse-conductivity-type semiconductor layer 3 to be inside as shown in FIG. it can.
[0018]
As another method of narrowing the lower end portion of the one-conductivity-type semiconductor layer 2 than the upper end portion of the reverse-conductivity-type semiconductor layer 3, in the case of the same amount of H 2 O 2 ratio, the H 2 SO 4 ratio is increased. However, the bottom end of the one-conductivity-type semiconductor layer 2 can be suppressed .
[0019]
Thus, if the lower end portion of the one-conductivity-type semiconductor layer 2 is narrower than the upper end portion of the reverse-conductivity-type semiconductor layer 3 and becomes the inner side, the island-like semiconductor layers 2 and 3 adjacent to the island-like semiconductor layers 2 and 3 are formed in the subsequent electrode formation process. With respect to the wiring pattern 4 passing between the semiconductor layers 2 and 3, irregular reflection of light at the time of exposure can be suppressed, and a good pattern can be formed. In the semiconductor light emitting device thus completed, the amount of light reflected by the electrode wiring pattern 4 passing between the island-like semiconductor layers 2 and 3 and the adjacent island-like semiconductor layers 2 and 3 can be made uniform. .
[0020]
The etching solution to be used is not limited to the H 2 SO 4 / H 2 O 2 / H 2 O system, and in the case of acid, HCl (aq), HF (aq), or the like may be used instead of H 2 SO 4 .
[0021]
In the above-described embodiment, the example in which the individual electrode 4 passes between the island-shaped semiconductor layers 2 and 3 has been described. However, the same operation and effect can be obtained when the common electrode 5 passes between the island-shaped semiconductor layers 2 and 3. It is done.
[0022]
Next, a method for manufacturing the semiconductor light emitting device as described above will be described. First, a one-conductivity-type semiconductor layer 2 and a reverse-conductivity-type semiconductor layer 3 are sequentially stacked on a high-resistance silicon single crystal substrate 1 by MOCVD or the like.
[0023]
In this case, as source gases, TMG ((CH 3 ) 3 Ga), TEG ((C 2 H 5 ) 3 Ga), arsine (AsH 3 ), TMA ((CH 3 ) 3 Al), TEA ((C 2 H 5 ) 3 Al) or the like is used, and silane (SiH 4 ), hydrogen selenide (H 2 Se), DMZ ((CH 3 ) 2 Zn) or the like is used as the gas for controlling the conductivity type. As the carrier gas, H 2 or the like is used.
[0024]
Next, the semiconductor layers 2 and 3 are patterned in an island shape so that adjacent elements are electrically separated. At that time, for example, a liquid having a large H 2 O 2 ratio of H 2 SO 4 / H 2 O 2 / H 2 O is used, and the lower end of the one-conductivity-type semiconductor layer 2 is narrower than the upper end of the reverse-conductivity-type semiconductor layer 3. To be.
[0025]
Next, a part on one end side of the one conductivity type semiconductor layer 2 is exposed, and an upper end portion of the reverse conductivity type semiconductor layer 3 is formed wider than a lower end portion of the one conductivity type semiconductor layer 2. The one conductivity type semiconductor layer 2 and the opposite conductivity type semiconductor layer 3 are etched. This etching is also performed by, for example, or performed or carried out by c or falling edge of bets etching with H 2 SO 4 / H 2 O 2 / H 2 O system liquid, by dry etching using CCl 2 F 2 gas.
[0026]
Next, an insulating film 6 made of silicon nitride is formed and patterned by plasma CVD using silane gas (SiH 4 ) and ammonia gas (NH 3 ). Finally, chromium and gold are formed by vapor deposition or sputtering and patterned.
[0027]
【The invention's effect】
As described above, according to the semiconductor light emitting device of the present invention, the lower end portion of the one conductivity type semiconductor layer is narrower than the upper end portion of the reverse conductivity type semiconductor layer in the cross section in the direction in which the island-shaped semiconductor layers are arranged. Therefore, an electrode wiring pattern passing between the island-shaped semiconductor layer and the adjacent island-shaped semiconductor layer can be formed in an accurate shape, and thus an electrode wiring pattern passing between the island-shaped semiconductor layer and the adjacent island-shaped semiconductor layer Variations in the amount of reflected light can be reduced as much as possible, and when used in an optical print head, a clear image can be obtained.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view in a direction crossing an arrangement direction of island-shaped semiconductor layers showing an embodiment of a semiconductor light emitting device according to the present invention.
FIG. 2 is a cross-sectional view in the arrangement direction of island-like semiconductor layers of a semiconductor light emitting device according to the present invention.
FIG. 3 is an enlarged plan view of an island-shaped semiconductor layer portion of the semiconductor light emitting device according to the present invention.
FIG. 4 is a cross-sectional view in a direction intersecting with an arrangement direction of island-shaped semiconductor layers of a conventional semiconductor light emitting device.
FIG. 5 is a plan view showing a conventional semiconductor light emitting device.
FIG. 6 is a cross-sectional view of a conventional semiconductor light emitting device in an array of island-shaped semiconductor layers.
FIG. 7 is an enlarged plan view showing an island-shaped semiconductor layer portion of a conventional semiconductor light emitting device.
[Explanation of symbols]
1: substrate, 2: one conductivity type semiconductor layer, 3: reverse conductivity type semiconductor layer, 4: individual electrode, 5: common electrode wiring, 6: insulating film

Claims (2)

単結晶基板上に島状の一導電型半導体層と一導電型半導体層の一部が露出するように逆導電型半導体積層して設け、前記一導電型半導体層と前記逆導電型半導体層に電極を接続して設け、隣接する一導電型半導体層および隣接する逆導電型半導体層のいずれか一方の半導体層の電極が互いに接続されるように、前記一方の半導体層間に電極を接続する配線を設け半導体発光装置の製造方法において、
前記一方の半導体層の間をエッチングする際に、前記一導電型半導体層のエッチングレートに比べて前記逆導電型半導体層のエッチグレートが大きく、かつ、前記一導電型半導体層の異方性によってエッチング形状が順メサになり、前記逆導電型半導体層の異方性によってエッチング形状が逆メサになるとともに、前記エッチングレートの違いにより前記逆導電型半導体層の異方性が支配的となるように組成比を調整した、H SO /H /H O系,HCl/H /H O系,およびHF/H /H O系のいずれかのエッチャントを用いて、
前記一方の半導体層が並ぶ方向の断面において、前記一導電型半導体層の下端部が前記逆導電型半導体層の上端部より幅狭になるようにすることを特徴とする半導体発光装置の製造方法
Provided by laminating the opposite conductivity type semiconductor so as to partially expose the island-shaped first conductivity type semiconductor layer and the one conductivity type semiconductor layer on a single crystal substrate, wherein said one conductivity type semiconductor layer reverse-conducting provided by connecting the electrodes to the type semiconductor layer, such that the electrodes of one of the semiconductor layers of the adjacent one conductivity type semiconductor layer and adjacent the opposite conductivity type semiconductor layer are connected to each other, of the one semiconductor layer the method of manufacturing a semiconductor light emitting device Ru provided wiring for connecting the electrodes between,
When etching between the one semiconductor layer, the etch rate of the reverse conductivity type semiconductor layer is larger than the etching rate of the one conductivity type semiconductor layer, and the anisotropy of the one conductivity type semiconductor layer The etching shape becomes a forward mesa, the etching shape becomes a reverse mesa due to the anisotropy of the reverse conductivity type semiconductor layer, and the anisotropy of the reverse conductivity type semiconductor layer becomes dominant due to the difference in the etching rate. One of H 2 SO 4 / H 2 O 2 / H 2 O system, HCl / H 2 O 2 / H 2 O system, and HF / H 2 O 2 / H 2 O system, with the composition ratio adjusted to Using an etchant,
In the direction of the cross section the one semiconductor layer are aligned, a method of manufacturing a semiconductor light emitting device characterized by the lower end portion of the one conductivity type semiconductor layer is set to be narrower than the upper portion of the opposite conductivity type semiconductor layer .
前記一導電型半導体層の一部および逆導電型半導体層の一部がアルミニウムガリウム砒素層から成ることを特徴とする請求項1に記載の半導体発光装置の製造方法2. The method of manufacturing a semiconductor light emitting device according to claim 1, wherein a part of the one conductivity type semiconductor layer and a part of the reverse conductivity type semiconductor layer are formed of an aluminum gallium arsenide layer.
JP2000050979A 2000-02-28 2000-02-28 Manufacturing method of semiconductor light emitting device Expired - Fee Related JP4587515B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000050979A JP4587515B2 (en) 2000-02-28 2000-02-28 Manufacturing method of semiconductor light emitting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000050979A JP4587515B2 (en) 2000-02-28 2000-02-28 Manufacturing method of semiconductor light emitting device

Publications (2)

Publication Number Publication Date
JP2001244500A JP2001244500A (en) 2001-09-07
JP4587515B2 true JP4587515B2 (en) 2010-11-24

Family

ID=18572697

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000050979A Expired - Fee Related JP4587515B2 (en) 2000-02-28 2000-02-28 Manufacturing method of semiconductor light emitting device

Country Status (1)

Country Link
JP (1) JP4587515B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109920899A (en) * 2015-10-16 2019-06-21 首尔伟傲世有限公司 Light-emitting diode chip for backlight unit and light emitting device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003243696A (en) * 2001-12-13 2003-08-29 Nippon Sheet Glass Co Ltd Self-scanning light-emitting element array chip
US9851056B2 (en) 2015-10-16 2017-12-26 Seoul Viosys Co., Ltd. Compact light emitting diode chip and light emitting device having a slim structure with secured durability
US10126831B2 (en) 2015-10-16 2018-11-13 Seoul Viosys Co., Ltd. Compact light emitting diode chip, light emitting device and electronic device including the same
CN111477653B (en) * 2020-04-22 2023-08-15 京东方科技集团股份有限公司 Display panel, display device and manufacturing method of display panel

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6214480A (en) * 1985-07-12 1987-01-23 Hitachi Cable Ltd Light-emitting diode array
JPH06196752A (en) * 1992-11-26 1994-07-15 Victor Co Of Japan Ltd Semiconductor light emitting device
JP3610198B2 (en) * 1996-10-30 2005-01-12 京セラ株式会社 Light emitting diode array and manufacturing method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109920899A (en) * 2015-10-16 2019-06-21 首尔伟傲世有限公司 Light-emitting diode chip for backlight unit and light emitting device
CN109920899B (en) * 2015-10-16 2021-08-06 首尔伟傲世有限公司 Light-emitting diode chip and light-emitting device

Also Published As

Publication number Publication date
JP2001244500A (en) 2001-09-07

Similar Documents

Publication Publication Date Title
JP4587515B2 (en) Manufacturing method of semiconductor light emitting device
JP2000196149A (en) Semiconductor light emitting device and method of manufacturing the same
JP4436527B2 (en) Semiconductor light emitting device
JP3667208B2 (en) LED array for optical printer
JP4126448B2 (en) Manufacturing method of semiconductor light emitting device
JP2001284650A (en) Semiconductor light emitting device
JP4012716B2 (en) LED array and manufacturing method thereof
JP3517101B2 (en) Light emitting diode array
JP4436528B2 (en) Semiconductor light emitting device
JP4256014B2 (en) Light emitting diode array
JP3559463B2 (en) Semiconductor light emitting device and method of manufacturing the same
JP4247937B2 (en) Manufacturing method of semiconductor light emitting device
JP4295380B2 (en) Semiconductor light emitting device manufacturing method and semiconductor light emitting device
JP2002289920A (en) LED array and manufacturing method thereof
JP4045044B2 (en) Manufacturing method of semiconductor light emitting device
JP3722680B2 (en) LED array
JPH11312824A (en) Semiconductor light emitting device
JP4184521B2 (en) Semiconductor light emitting device
JP3638418B2 (en) Semiconductor light emitting device
JP3623110B2 (en) Semiconductor light emitting device
JP3722683B2 (en) LED array
JP2002026378A (en) Light emitting diode and LED array head
JP2000252518A (en) Method for manufacturing semiconductor light emitting device
JP2000138398A (en) Semiconductor light emitting device
JP3426891B2 (en) Semiconductor light emitting device and method of manufacturing the same

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070213

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090709

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090721

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090918

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100810

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100907

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130917

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees