Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4600737B2 - Light emitting element - Google Patents
[go: Go Back, main page]

JP4600737B2 - Light emitting element - Google Patents

Light emitting element Download PDF

Info

Publication number
JP4600737B2
JP4600737B2 JP2004214927A JP2004214927A JP4600737B2 JP 4600737 B2 JP4600737 B2 JP 4600737B2 JP 2004214927 A JP2004214927 A JP 2004214927A JP 2004214927 A JP2004214927 A JP 2004214927A JP 4600737 B2 JP4600737 B2 JP 4600737B2
Authority
JP
Japan
Prior art keywords
main
semiconductor layer
light
layer
light emitting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004214927A
Other languages
Japanese (ja)
Other versions
JP2006040973A (en
Inventor
均 池田
金吾 鈴木
秋夫 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Priority to JP2004214927A priority Critical patent/JP4600737B2/en
Publication of JP2006040973A publication Critical patent/JP2006040973A/en
Application granted granted Critical
Publication of JP4600737B2 publication Critical patent/JP4600737B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/551Materials of bond wires
    • H10W72/552Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5522Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/851Dispositions of multiple connectors or interconnections
    • H10W72/874On different surfaces
    • H10W72/884Die-attach connectors and bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Led Device Packages (AREA)
  • Led Devices (AREA)

Description

この発明は発光素子に関する。   The present invention relates to a light emitting element.

特開2003−347578号公報JP 2003-347578 A

発光ダイオードや半導体レーザー等の発光素子に使用される材料及び素子構造は、長年にわたる進歩の結果、素子内部における光電変換効率が理論上の限界に次第に近づきつつある。従って、一層高輝度の素子を得ようとした場合、素子からの光取り出し効率が極めて重要となる。例えば、AlGaInP混晶により発光層部が形成された発光素子は、薄いAlGaInP(あるいはGaInP)活性層を、それよりもバンドギャップの大きいn型AlGaInPクラッド層とp型AlGaInPクラッド層とによりサンドイッチ状に挟んだダブルへテロ構造を採用することにより、高輝度の素子を実現できる。このようなAlGaInPダブルへテロ構造は、AlGaInP混晶がGaAsと格子整合することを利用して、GaAs単結晶基板上にAlGaInP混晶からなる各層をエピタキシャル成長させることにより形成できる。そして、これを発光素子として利用する際には、通常、GaAs単結晶基板をそのまま素子基板として利用することも多い。しかしながら、発光層部を構成するAlGaInP混晶はGaAsよりもバンドギャップが大きいため、発光した光がGaAs基板に吸収されて十分な光取り出し効率が得られにくい難点がある。   As a result of many years of progress in materials and element structures used in light-emitting elements such as light-emitting diodes and semiconductor lasers, the photoelectric conversion efficiency inside the elements is gradually approaching the theoretical limit. Accordingly, when an element with higher luminance is to be obtained, the light extraction efficiency from the element is extremely important. For example, in a light emitting device having a light emitting layer portion formed of AlGaInP mixed crystal, a thin AlGaInP (or GaInP) active layer is sandwiched between an n-type AlGaInP cladding layer and a p-type AlGaInP cladding layer having a larger band gap. By adopting a sandwiched double hetero structure, a high-luminance element can be realized. Such an AlGaInP double heterostructure can be formed by epitaxially growing each layer of an AlGaInP mixed crystal on a GaAs single crystal substrate by utilizing the lattice matching of the AlGaInP mixed crystal with GaAs. When this is used as a light emitting element, a GaAs single crystal substrate is usually used as an element substrate as it is. However, since the AlGaInP mixed crystal constituting the light emitting layer has a larger band gap than GaAs, the emitted light is absorbed by the GaAs substrate and it is difficult to obtain sufficient light extraction efficiency.

そこで、特許文献1には、GaAs基板を残しつつも、発光層形成部を含む半導体積層部との接触する界面側のGaAs基板外周部を一部欠落させた発光素子チップ構造が開示されている。該文献には、この欠落部から外部へ光を放出させることにより、基板に吸収される発光光束をずることができ、外部量子効率を高くすることができる旨が謳われている。 Therefore, Patent Document 1 discloses a light emitting element chip structure in which a GaAs substrate outer peripheral portion on the interface side in contact with a semiconductor laminated portion including a light emitting layer forming portion is partially omitted while leaving a GaAs substrate. . The said document, by emitting light from the missing portion to the outside, it is possible to cheat reducing the luminous flux that is absorbed in the substrate, that can increase the external quantum efficiency is touted.

しかし、特許文献1の素子構造では、切り欠き部を挟んで半導体積層部の露出した裏面(第二主表面)は、その全面が吸収性のGaAs基板と対向しており、切り欠き部に放出された発光光束の依然多くがGaAs基板に吸収され、思ったほど外部量子効率が高められない欠点がある。   However, in the element structure of Patent Document 1, the exposed back surface (second main surface) of the semiconductor stacked portion across the notch is opposed to the absorptive GaAs substrate, and is emitted to the notch. A large amount of the emitted luminous flux is still absorbed by the GaAs substrate, and the external quantum efficiency cannot be increased as expected.

本発明の課題は、発光層部の裏面側に、切り欠き部を介して吸収性の基板が残されている構造を採用し、かつ、該切り欠き部側に放出される発光光束の取り出し効率をより高めることができる発光素子を提供することにある。   An object of the present invention is to adopt a structure in which an absorptive substrate is left on the back side of a light emitting layer part through a notch part, and to take out the luminous flux emitted to the notch part side An object of the present invention is to provide a light-emitting element that can further enhance the brightness.

課題を解決するための手段及び発明の効果Means for Solving the Problems and Effects of the Invention

上記の課題を解決するために、本発明の発光素子は、
発光層部を有するとともに自身の第一主表面側に主光取り出し面が形成された主化合物半導体層と、該主化合物半導体層の第二主表面側に位置する光吸収性のベース半導体層とを備えた素子チップの、ベース半導体層の第二主表面が金属ペースト層を介して金属ステージに接着された構造を有し、さらに、
主光取り出し面の直下部分の少なくとも一部が切り欠き対象部となり、かつ、該切り欠きの結果として生ずる残留部分が、光取り出し側電極の直下部分の少なくとも一部を含むように、ベース半導体層に切り欠き部が形成され、
かつ、該ベース半導体層は、切り欠き部の内側面を形成する本体部と、該本体部の第二主表面側端部に一体化され、該本体部の周側面よりも外向きに突出する鍔状部とを有し、該鍔状部の第二主表面が金属ステージに対し金属ペースト層により接着されるとともに、該金属ペースト層は、鍔状部の第二主表面面内方向において、該鍔状部の周側面よりも外側にはみ出した部分が、該周側面を経て該鍔状部の第一主表面側に回り込む回り込み肉盛部を形成してなり、鍔状部の高さが10μm以上60μm以下であり、本体部は、高さ方向中間部で軸断面積が極小となるように周側面がくびれ形状をなしてなることを特徴とする。
In order to solve the above-described problems, the light-emitting element of the present invention includes:
A main compound semiconductor layer having a light emitting layer portion and having a main light extraction surface formed on its first main surface side; and a light-absorbing base semiconductor layer located on the second main surface side of the main compound semiconductor layer; The second main surface of the base semiconductor layer is bonded to the metal stage via the metal paste layer, and
The base semiconductor layer so that at least a part of the portion directly below the main light extraction surface becomes a notch target portion, and a remaining portion resulting from the notch includes at least a portion of the portion directly below the light extraction side electrode. A notch is formed in the
The base semiconductor layer is integrated with the main body forming the inner side surface of the notch and the second main surface side end of the main body, and projects outward from the peripheral side surface of the main body. And a second main surface of the hook-shaped portion is bonded to the metal stage by a metal paste layer, and the metal paste layer is in the second main surface in-plane direction of the hook-shaped portion, circumferential portion protruding outside the side surface of the collar-shaped portion, Ri Na to form a wraparound overlaid portion around to the first main surface side of the collar-like portion through the peripheral side surface, the height of the flange portion There are at 10μm or 60μm or less, the main body portion, the shaft cross-sectional area and wherein Rukoto such form the peripheral side surface is constricted shape so that the minimum height direction intermediate portion.

なお、素子の「光取り出し面」とは、発光光束が外部に取り出し可能となっている素子表面のことであり、「主光取り出し面」とは、主化合物半導体層の第一主表面に形成される光取り出し面のことをいう。また、上記主光取り出し面以外にも、主化合物半導体層の側面や化合物半導体層の第二主表面に形成される切り欠き部の底面などが光取り出し面を構成可能である。また、「主化合物半導体層」は、発光層部を含む化合物半導体の積層体を、切り欠き部底面を含む平面にて厚さ方向に二分したとき、発光層部を含んでいる部分のことをいう。   The “light extraction surface” of the element is the surface of the element from which the emitted light beam can be extracted to the outside. The “main light extraction surface” is formed on the first main surface of the main compound semiconductor layer. Refers to the light extraction surface. In addition to the main light extraction surface, a side surface of the main compound semiconductor layer, a bottom surface of a notch formed in the second main surface of the compound semiconductor layer, and the like can constitute the light extraction surface. In addition, the “main compound semiconductor layer” refers to a portion including the light emitting layer portion when the compound semiconductor stack including the light emitting layer portion is bisected in the thickness direction by a plane including the bottom surface of the cutout portion. Say.

上記本発明の発光素子においては、光吸収性のベース半導体層が、切り欠き部の内側面を形成する本体部と、該本体部の第二主表面側端部に一体化された鍔状部とを有し、該鍔状部の第二主表面が金属ステージに対し金属ペースト層により接着される。該金属ペースト層は、鍔状部の第二主表面面内方向において、該鍔状部の周側面よりも外側にはみ出した部分が、該周側面を経て該鍔状部の第一主表面側に回り込む回り込み肉盛部を形成する。この構造により、以下のごとき効果が達成される。
(1)ベース半導体層が、主化合物半導体層の第二主表面のうち主光取り出し面の直下領域となる部分で切り欠かれることにより、該部分へ向かう発光光束をより効率的に切り欠き部より取り出すことが可能となり、光取り出し効率を大幅に高めることができる。そして、切り欠き部により露出した主化合物半導体層の第二主表面は、ベース半導体層の鍔状部の第一主表面と対向するが、これが反射率の高い金属ペースト層をなす回り込み肉盛部により覆われるので、切り欠き部側に放出される発光光束は、鍔状部の第一主表面側においても該回り込み肉盛部表面にて反射することができ、光取り出し効率を向上することができる。
(2)金属ステージ上に金属ペースト層を介してベース半導体層を接着する際に、多少過剰に金属ペースト層を盛り付けてベース半導体層を押し付けることで、ベース半導体層の底面(第二主表面)の周縁から滲み出た金属ペースト層は、鍔状部の側面を這い上がった後、鍔状部の上面側に回り込み、所期の回り込み肉盛部を簡単に形成することができる。(3)(2)と関連するが、鍔状部の形成によりベース半導体層の底面積が増加し、過剰に盛られた金属ペースト層は鍔状部にてつぶれるように大きく押し広げられた後、鍔状部の外へ比較的大きな面積で滲み出る。従って、該滲み出た金属ペースト層は、底面積が増加している分だけ盛り上がり高さが減じられ、かつ、鍔状部の上方にある切り欠き部吸収空間として回り込み肉盛部を形成するので、金属ペースト層がベース半導体層の側面を這い上がって発光層部側面にまで及び、短絡等を引き起こす不具合も生じにくい。
(4)鍔状部の形成によりベース半導体層の底面積が増加している分だけ、金属ペースト層による接着面積も増え、素子チップの金属ステージに対する接着強度を高めることができる。また、回り込み肉盛部が、鍔状部の上面側を押さえ込む構造になるので、これも接着強度の向上に寄与する。
In the light emitting device of the present invention, the light-absorbing base semiconductor layer is integrated with the main body part forming the inner surface of the notch part and the second main surface side end part of the main body part. The second main surface of the bowl-shaped part is bonded to the metal stage by a metal paste layer. In the inward direction of the second main surface of the bowl-shaped portion, the metal paste layer has a portion that protrudes outside the circumferential side surface of the bowl-shaped portion through the circumferential side surface on the first main surface side of the bowl-shaped portion. A wraparound portion that wraps around is formed. By this structure, the following effects are achieved.
(1) The base semiconductor layer is cut out at a portion of the second main surface of the main compound semiconductor layer that is a region immediately below the main light extraction surface, so that the luminous flux directed toward the portion is cut out more efficiently. Thus, the light extraction efficiency can be greatly improved. And the 2nd main surface of the main compound semiconductor layer exposed by the notch part opposes the 1st main surface of the bowl-shaped part of a base semiconductor layer, but this wraps around and forms a metal paste layer with high reflectance Therefore, the luminous flux emitted to the notch portion side can be reflected on the surface of the wrap-around built-up portion even on the first main surface side of the bowl-shaped portion, and the light extraction efficiency can be improved. it can.
(2) When the base semiconductor layer is bonded onto the metal stage via the metal paste layer, the bottom surface (second main surface) of the base semiconductor layer is formed by placing the metal paste layer somewhat excessively and pressing the base semiconductor layer. The metal paste layer that oozes out from the peripheral edge of the metal crawls up the side surface of the bowl-shaped part, and then wraps around the upper surface side of the bowl-shaped part, so that a desired wrap-around built-up part can be easily formed. (3) Although related to (2), the bottom area of the base semiconductor layer increases due to the formation of the bowl-shaped portion, and the excessively deposited metal paste layer is greatly expanded so as to collapse in the bowl-shaped portion. Oozes out of the bowl with a relatively large area. Therefore, the swelled metal paste layer is reduced in height by the amount corresponding to the increase in the bottom area, and forms a wraparound portion as a notch absorption space above the bowl-shaped portion. In addition, the metal paste layer crawls up the side surface of the base semiconductor layer to reach the side surface of the light emitting layer portion, and it is difficult to cause a problem that causes a short circuit.
(4) Since the bottom area of the base semiconductor layer is increased due to the formation of the bowl-shaped portion, the adhesion area by the metal paste layer is also increased, and the adhesion strength of the element chip to the metal stage can be increased. Moreover, since the wraparound portion has a structure of pressing down the upper surface side of the bowl-shaped portion, this also contributes to the improvement of the adhesive strength.

なお、素子チップを金属ペースト層とともに金属ステージ上にてモールド部により覆う構造を採用する場合は、次の効果もさらに達成される。すなわち、切り欠き部は高分子モールド材料により充填されるが、ベース半導体層の第二主表面側に鍔状部を設けることにより、切り欠き部内部を充填する高分子モールド材料が膨張したときの膨張応力が、鍔状部においてベース半導体層を金属ペースト層に押し付ける向きに作用するので、素子チップが金属ペースト層から浮き上がって剥がれる等の不具合を効果的に抑制することができる。なお、モールド部は、少なくとも一部をエポキシ樹脂にて構成することができる。エポキシ樹脂は屈折率が比較的大きいので、光取り出し効率の向上効果が特に著しいが、熱膨張率も高いため、上記のような素子チップ剥がれなどの不具合が生じやすい。しかし、熱膨張率の高いエポキシ樹脂をモールド材料として採用した場合においても、素子チップ剥がれなどの不具合を効果的に抑制しつつ、光取り出し改善効果を問題なく享受できるようになる。エポキシ樹脂により切り欠き部が充填された構成を採用する場合は、特に効果が著しい。なお、モールド部は全体がエポキシ樹脂で構成されていてもよいし、一部のみがエポキシ樹脂で構成されていてもよい。   In addition, when the structure which covers an element chip with a mold part on a metal stage with a metal paste layer, the following effect is further achieved. That is, the notch portion is filled with the polymer mold material, but when the hook-like portion is provided on the second main surface side of the base semiconductor layer, the polymer mold material filling the notch portion expands. Since the expansion stress acts in the direction in which the base semiconductor layer is pressed against the metal paste layer in the bowl-shaped portion, it is possible to effectively suppress problems such as the element chip floating and peeling off from the metal paste layer. Note that at least a part of the mold part can be made of an epoxy resin. Epoxy resin has a relatively large refractive index, and thus has a particularly remarkable effect of improving the light extraction efficiency. However, since the coefficient of thermal expansion is also high, problems such as peeling of the element chip as described above are likely to occur. However, even when an epoxy resin having a high coefficient of thermal expansion is employed as the molding material, the light extraction improvement effect can be enjoyed without any problem while effectively suppressing defects such as element chip peeling. The effect is particularly remarkable when adopting a configuration in which the notch is filled with an epoxy resin. In addition, the whole mold part may be comprised with the epoxy resin, and only one part may be comprised with the epoxy resin.

なお、発光層部側面への金属ペーストの這い上がりを防止するには、回り込み肉盛部は、ベース半導体層の本体部を、その高さ方向途中位置まで覆うものとして構成することが望ましい。また、このような構造を具体的に得るには、本体部の高さを回り込み肉盛部の高さよりも大きく設定しておくことが望ましい。   In order to prevent the metal paste from creeping up on the side surface of the light emitting layer part, it is desirable that the wrap-around built-up part is configured to cover the main body part of the base semiconductor layer up to a midway position in the height direction. Moreover, in order to obtain such a structure specifically, it is desirable to set the height of the main body portion to be larger than the height of the built-up portion.

他方、鍔状部の第二主表面(上面)に回り込む回り込み肉盛部を確実に形成するには、ベース半導体層の本体部の高さを、鍔状部の高さよりも大きく設定しておくことが望ましい。この場合、鍔状部の高さは、より具体的には、10μm以上60μm以下の範囲内に定めるのがよい。鍔状部の高さが10μm未満ではエッチング等により鍔状部を安定に形成することが困難になる。他方、鍔状部の高さが60μmを超えると、回り込み肉盛部の確実な形成が困難になる場合がある。   On the other hand, in order to reliably form the wraparound built-up portion that wraps around the second main surface (upper surface) of the bowl-shaped portion, the height of the main body portion of the base semiconductor layer is set larger than the height of the bowl-shaped portion. It is desirable. In this case, more specifically, the height of the bowl-shaped portion is preferably set within a range of 10 μm to 60 μm. If the height of the hook-shaped portion is less than 10 μm, it becomes difficult to stably form the hook-shaped portion by etching or the like. On the other hand, if the height of the bowl-shaped portion exceeds 60 μm, it may be difficult to reliably form the wraparound portion.

また、鍔状部の本体部周側面からの突出寸法は5μm以上に設定することが望ましい。該突出寸法が5μm未満では、回り込み肉盛部の形成面積が不十分となり、前述の(1)〜(4)の効果も十分に達成できなくなる。なお、半導体ウェーハのダイシングとエッチングとを組み合わせて鍔状部を形成することを考慮すれば、鍔状部の外形線が化合物半導体層の外形線に重なっているか、あるいはその内側に収まっているかのいずれかとなることが必要である。この場合、ベース半導体層の本体部が過度に細くなりすぎないよう、本体部の軸断面積(最小となる位置での値)が、鍔状部を含めたベース半導体層の第二主表面全面積の50%以上となるように、該突出寸法の上限を定めることが望ましい。   Moreover, it is desirable to set the protrusion dimension of the bowl-shaped part from the peripheral side surface of the main body part to 5 μm or more. When the projecting dimension is less than 5 μm, the formation area of the wrap-around build-up portion becomes insufficient, and the effects (1) to (4) described above cannot be achieved sufficiently. In consideration of forming a bowl-shaped part by combining dicing and etching of a semiconductor wafer, whether the outline of the bowl-shaped part overlaps with or falls inside the compound semiconductor layer It must be either. In this case, the axial cross-sectional area (value at the minimum position) of the main body portion is the entire second main surface of the base semiconductor layer including the bowl-shaped portion so that the main body portion of the base semiconductor layer is not excessively thinned. It is desirable to determine the upper limit of the projecting dimension so as to be 50% or more of the area.

ベース半導体層の本体部は、高さ方向中間部で軸断面積が極小となるように、周側面がくびれ形状をなすように構成することができる。本体部の側面を上記のごときくびれ形状とすることで、切り欠き部内に充填されたモールド材料の膨張応力を湾曲面に沿って種々の方向に分散でき、素子チップの剥がれ等を一層起こりにくくすることができる。   The main body portion of the base semiconductor layer can be configured such that the peripheral side surface has a constricted shape so that the axial cross-sectional area is minimized at an intermediate portion in the height direction. By making the side surface of the main body constricted as described above, the expansion stress of the mold material filled in the notch can be distributed in various directions along the curved surface, making it less likely to cause device chip peeling and the like. be able to.

次に、本発明の発光素子は以下のように構成することができる。すなわち、主化合物半導体層が光吸収性化合物半導体基板の第一主表面上にエピタキシャル成長され、主化合物半導体層の第一主表面の一部領域を主光取り出し面とし、発光層部に発光駆動電圧を印加するための光取り出し側電極が、主化合物半導体層の第一主表面の一部を覆う形で形成される。そして、主光取り出し面の直下部分の少なくとも一部が切り欠き対象部となり、かつ、該切り欠きの結果として生ずる残留基板部に光取り出し側電極の直下部分の少なくとも一部が含まれるように光吸収性化合物半導体基板に切り欠き部が形成され、当該残留基板部がベース半導体層を形成してなる。発光層部が例えばAlGaInPにて構成される場合、そのエピタキシャル成長に使用する光吸収性化合物半導体基板(ひいては残留基板部)としては、GaAs基板を使用することができる。   Next, the light emitting device of the present invention can be configured as follows. That is, the main compound semiconductor layer is epitaxially grown on the first main surface of the light-absorbing compound semiconductor substrate, a partial region of the first main surface of the main compound semiconductor layer is a main light extraction surface, and a light emission driving voltage is applied to the light emitting layer portion. A light extraction-side electrode for applying a voltage is formed so as to cover a part of the first main surface of the main compound semiconductor layer. Then, at least a part of the portion directly below the main light extraction surface is a notch target portion, and the residual substrate portion generated as a result of the notch includes at least a portion of the portion directly below the light extraction side electrode. A cutout portion is formed in the absorbent compound semiconductor substrate, and the residual substrate portion forms a base semiconductor layer. When the light emitting layer portion is made of, for example, AlGaInP, a GaAs substrate can be used as the light absorbing compound semiconductor substrate (and thus the residual substrate portion) used for the epitaxial growth.

該構成においては、発光層部(を含む主化合物半導体層)のエピタキシャル成長に用いる光吸収性化合物半導体基板を、該発光層部の成長後に全て除去するのではなく、主光取り出し面の直下部分の少なくとも一部が切り欠き対象部となり、かつ、該切り欠きの結果として生ずる残留基板部に光取り出し側電極の直下部分の少なくとも一部が含まれるように切り欠くようにした。光吸収部として作用する成長用の化合物半導体基板が、主化合物半導体層の第二主表面のうち主光取り出し面の直下領域となる部分で切り欠かれることにより、該部分へ向かう発光光束も外部へ取り出すことが可能となり、光取り出し効率を大幅に高めることができる。他方、光取り出し側電極の直下領域には基板の一部が残留基板部として残される。残留基板部は光吸収の作用を有するが、光取り出し側電極の直下領域にて仮に反射光を生じても光取り出し側電極に結局は遮られるので、この部分に基板の一部が残されることによる実害は少ない。そして、光吸収性化合物半導体基板の一部を該領域に残留基板部として残すことで、該残留基板部による光吸収の影響をそれほど顕著化することなく、発光層部への剛性付与の機能を担わせることができる。   In this configuration, the light-absorbing compound semiconductor substrate used for the epitaxial growth of the light-emitting layer portion (including the main compound semiconductor layer) is not removed after the light-emitting layer portion has been grown, but is formed directly below the main light extraction surface. At least a part is a part to be cut out, and the remaining substrate part generated as a result of the notch is cut out so as to include at least a part of the part directly under the light extraction side electrode. The compound semiconductor substrate for growth acting as a light absorbing portion is cut out at a portion of the second main surface of the main compound semiconductor layer that is immediately below the main light extraction surface, so that the emitted light flux toward the portion is also externally The light extraction efficiency can be greatly increased. On the other hand, a part of the substrate is left as a residual substrate portion in the region directly under the light extraction side electrode. Although the residual substrate portion has a light absorption function, even if reflected light is generated in the region immediately below the light extraction side electrode, it is eventually blocked by the light extraction side electrode, so that a part of the substrate remains in this portion. There is little real harm. And by leaving a part of the light-absorbing compound semiconductor substrate as a residual substrate part in the region, the function of imparting rigidity to the light emitting layer part is made without making the influence of light absorption by the residual substrate part so remarkable. You can carry it.

上記切り欠き部は、光取り出し側電極の直下部分を取り囲む形で、その周縁部に沿って形成しておけば、該切り欠き部を利用して取り出される発光光束をより増加させることができる。また、残留基板部と発光層部との間に、化合物半導体よりなる補助電流拡散層を設けておくと、切り欠き部底面から取り出される発光光束をより増加することができる。切り欠き部を形成する際には、厚さが十分(例えば20nm以下)に小さければ、光吸収性化合物半導体基板の一部が切り欠き部の底に残留していても差し支えない。しかし、反射率を可及的に高める観点においては、基板に由来した光吸収性の化合物半導体がなるべく切り欠き部の底に残留していないこと、つまり、切り欠き部が光吸収性化合物半導体基板を厚さ方向に貫通して形成され、(基板よりも光吸収性の小さい)主化合物半導体層の第二主表面を切り欠き部に露出させることが望ましい。   If the cutout portion surrounds the portion immediately below the light extraction side electrode and is formed along the peripheral portion thereof, the luminous flux extracted using the cutout portion can be further increased. Further, if an auxiliary current diffusion layer made of a compound semiconductor is provided between the residual substrate portion and the light emitting layer portion, the luminous flux extracted from the bottom surface of the notch can be further increased. When forming the notch, if the thickness is sufficiently small (for example, 20 nm or less), a part of the light-absorbing compound semiconductor substrate may remain on the bottom of the notch. However, from the viewpoint of increasing the reflectivity as much as possible, the light-absorbing compound semiconductor derived from the substrate does not remain at the bottom of the cutout portion as much as possible, that is, the cutout portion is a light-absorbing compound semiconductor substrate. It is desirable to expose the second main surface of the main compound semiconductor layer (having a smaller light absorption than the substrate) in the notch portion.

以下、本発明の実施形態を添付の図面を用いて説明する。図1の発光素子100は、発光層部24を有した主化合物半導体層40が光吸収性化合物半導体基板10(図3参照)の第一主表面上にエピタキシャル成長された素子チップ100Cを有する。図2は、素子チップ100Cの拡大図であり、主化合物半導体層40の第一主表面側に主光取り出し面EAが形成されるとともに、発光層部24に発光駆動電圧を印加するための光取り出し側電極9が、主化合物半導体層40の第一主表面の一部(具体的には、主光取り出し面EAの残余領域)を覆うように形成されている。光吸収性化合物半導体基板10は、光取り出し側電極9の直下部分を除いて周縁部が切り欠かれることにより切り欠き部1jが形成され、該切り欠き部1jの周縁に残された基板部分が残留基板部(ベース半導体層)1とされている。図1において、透明厚膜半導体層20及び発光層部24が主化合物半導体層40に属し、残留基板部1は主化合物半導体層40に属さない。   Hereinafter, embodiments of the present invention will be described with reference to the accompanying drawings. The light emitting device 100 of FIG. 1 has a device chip 100C in which a main compound semiconductor layer 40 having a light emitting layer portion 24 is epitaxially grown on a first main surface of a light absorbing compound semiconductor substrate 10 (see FIG. 3). FIG. 2 is an enlarged view of the element chip 100 </ b> C, in which a main light extraction surface EA is formed on the first main surface side of the main compound semiconductor layer 40 and light for applying a light emission driving voltage to the light emitting layer portion 24. The extraction-side electrode 9 is formed so as to cover a part of the first main surface of the main compound semiconductor layer 40 (specifically, the remaining area of the main light extraction surface EA). The light-absorbing compound semiconductor substrate 10 has a notch 1j formed by notching a peripheral edge except for a portion directly below the light extraction side electrode 9, and a substrate portion left on the periphery of the notch 1j is formed. A residual substrate portion (base semiconductor layer) 1 is formed. In FIG. 1, the transparent thick film semiconductor layer 20 and the light emitting layer portion 24 belong to the main compound semiconductor layer 40, and the residual substrate portion 1 does not belong to the main compound semiconductor layer 40.

発光層部24は、ノンドープ(AlGa1−xIn1−yP(ただし、0≦x≦0.55,0.45≦y≦0.55)混晶からなる活性層5を、第一導電型クラッド層、本実施形態ではp型(AlGa1−zIn1−yP(ただしx<z≦1)からなるp型クラッド層6と、前記第一導電型クラッド層とは異なる第二導電型クラッド層、本実施形態ではn型(AlGa1−zIn1−yP(ただしx<z≦1)からなるn型クラッド層4とにより挟んだ構造を有し、活性層5の組成に応じて、発光波長を、緑色から赤色領域(発光波長(ピーク発光波長)が550nm以上670nm以下)にて調整できる。発光素子100においては、光取り出し側電極9にp型AlGaInPクラッド層6が配置されており、残留基板部1側にn型AlGaInPクラッド層4が配置されている。従って、通電極性は光取り出し側電極9が正である。なお、ここでいう「ノンドープ」とは、「ドーパントの積極添加を行なわない」との意味であり、通常の製造工程上、不可避的に混入するドーパント成分の含有(例えば1013〜1016/cm程度を上限とする)をも排除するものではない。また、残留基板部1はGaAs単結晶からなる。 The light emitting layer portion 24 includes the active layer 5 made of a non-doped (Al x Ga 1-x ) y In 1-y P (where 0 ≦ x ≦ 0.55, 0.45 ≦ y ≦ 0.55) mixed crystal. , the first-conductivity-type cladding layer, in this embodiment the p-type cladding layer 6 made of p-type (Al z Ga 1-z) y in 1-y P ( except x <z ≦ 1), wherein the first conductivity type the second-conductivity-type cladding layer different from the clad layer, in this embodiment interposed by an n-type (Al z Ga 1-z) y in 1-y P ( except x <z ≦ 1) n-type cladding layer 4 made of According to the composition of the active layer 5, the emission wavelength can be adjusted in the green to red region (the emission wavelength (peak emission wavelength) is 550 nm or more and 670 nm or less). In the light emitting device 100, the p-type AlGaInP clad layer 6 is disposed on the light extraction side electrode 9, and the n-type AlGaInP clad layer 4 is disposed on the residual substrate portion 1 side. Accordingly, the light extraction side electrode 9 is positive in the energization polarity. The term “non-dope” as used herein means “does not actively add a dopant”, and contains a dopant component inevitably mixed in a normal manufacturing process (for example, 10 13 to 10 16 / cm 3). It is not excluded that the upper limit is about 3 ). The residual substrate portion 1 is made of GaAs single crystal.

主化合物半導体層40においては、発光層部24の第一主表面上に、GaP(あるいはGaAsPやAlGaAsでもよい)よりなる透明厚膜半導体層20が形成され、該透明厚膜半導体層20の第一主表面の略中央に前述の光取り出し側電極9(例えばAu電極)が形成されている。透明厚膜半導体層20の第一主表面における、光取り出し側電極9の周囲の領域が主光取り出し面EAをなす。透明厚膜半導体層20は、光取り出し側電極9との間にオーミック接触が形成できる程度に有効キャリア濃度(従って、p型ドーパント濃度)が高められている(例えばp型クラッド層6と同等以上であって2×1018/cm以下)。透明厚膜半導体層20は、例えば10μm以上200μm以下(好ましくは40μm以上200μm以下)の厚膜に形成されることで、層側面20Sからの取り出し光束も増加させ、発光素子全体の輝度(積分球輝度)を高める役割も担う。また、透明厚膜半導体層20を、発光層部24からの発光光束のピーク波長に相当する光量子エネルギーよりも大きなバンドギャップエネルギーを有するIII−V族化合物半導体にて構成することで、発光光束に対する吸収も抑制されている。なお、光取り出し側電極9と透明厚膜半導体層20との間には、両者の接触抵抗を減ずるための接合合金化層9aが、例えばAuBe合金等を用いて形成されている。 In the main compound semiconductor layer 40, a transparent thick film semiconductor layer 20 made of GaP (or GaAsP or AlGaAs may be used) is formed on the first main surface of the light emitting layer portion 24. The aforementioned light extraction side electrode 9 (for example, an Au electrode) is formed substantially at the center of one main surface. A region around the light extraction side electrode 9 on the first main surface of the transparent thick film semiconductor layer 20 forms a main light extraction surface EA. The transparent thick film semiconductor layer 20 has an effective carrier concentration (and therefore a p-type dopant concentration) that is high enough to form an ohmic contact with the light extraction side electrode 9 (for example, equal to or higher than that of the p-type cladding layer 6). And 2 × 10 18 / cm 3 or less). The transparent thick film semiconductor layer 20 is formed in a thick film of, for example, 10 μm or more and 200 μm or less (preferably 40 μm or more and 200 μm or less), thereby increasing the extracted light flux from the layer side surface 20S and increasing the brightness of the entire light emitting element (integrating sphere It also plays a role of increasing brightness. Further, by forming the transparent thick film semiconductor layer 20 with a III-V group compound semiconductor having a band gap energy larger than the photon energy corresponding to the peak wavelength of the luminous flux from the light emitting layer portion 24, the Absorption is also suppressed. In addition, between the light extraction side electrode 9 and the transparent thick film semiconductor layer 20, the joining alloying layer 9a for reducing contact resistance of both is formed, for example using AuBe alloy etc.

他方、残留基板部(ベース半導体層)1側においては、切り欠き部1jが該残留基板部1を厚さ方向に貫通して形成され、主化合物半導体層40の第二主表面に露出している。光吸収性化合物半導体基板ひいては残留基板部1は、本実施形態では、n型を有するものとされている。   On the other hand, on the residual substrate portion (base semiconductor layer) 1 side, a notch 1j is formed through the residual substrate portion 1 in the thickness direction and exposed to the second main surface of the main compound semiconductor layer 40. Yes. In the present embodiment, the light absorbing compound semiconductor substrate and thus the residual substrate portion 1 is of n type.

発光層部24からの発光光束は、切り欠き部1jからも取り出し可能とされている。具体的には、残留基板部1の第二主表面が、反射部材を兼ねた金属ステージ52上に接着され、切り欠き部1jから取り出された発光光束を該金属ステージ52上で反射させるようにしている。残留基板部1の第二主表面には、その全面に裏面電極部をなす接合合金化層16が形成されている。接合合金化層16は、Au又はAgを主成分として(50質量%以上)、これに、コンタクト先となる半導体の種別及び導電型に応じ、オーミックコンタクトを取るための合金成分を適量配合したコンタクト用金属を半導体表面上に膜形成した後、合金化熱処理(いわゆるシンター処理)を施すことにより形成されたものである。接合合金化層16は、本実施形態ではAuGeNi合金(例えばGe:15質量%、Ni:10質量%、残部Au)を用いて形成されている。   The luminous flux from the light emitting layer portion 24 can be taken out also from the cutout portion 1j. Specifically, the second main surface of the remaining substrate portion 1 is bonded onto the metal stage 52 that also serves as a reflecting member, and the emitted light beam taken out from the notch portion 1j is reflected on the metal stage 52. ing. On the second main surface of the remaining substrate portion 1, a bonding alloying layer 16 forming a back electrode portion is formed on the entire surface. The bonding alloyed layer 16 is composed of Au or Ag as a main component (50 mass% or more), and a contact containing an appropriate amount of an alloy component for taking ohmic contact according to the type and conductivity type of a semiconductor to be a contact destination. It is formed by forming a metal film on the semiconductor surface and then performing an alloying heat treatment (so-called sintering process). In the present embodiment, the bonding alloying layer 16 is formed using an AuGeNi alloy (for example, Ge: 15% by mass, Ni: 10% by mass, balance Au).

図1に示すように、この接合合金化層16において残留基板部1は、金属ペースト層(金属ペースト層)117を介して金属ステージ52上に接着されている。これにより、発光層部24は残留基板部1を導通路とする形で、金属ペースト層117を介して金属ステージ52に電気的に接続される。金属ペースト層117は、Ag等の金属粉末を結合用の樹脂及び溶剤からなるビヒクル中に分散させた金属ペーストを塗付後、乾燥させることにより形成されるものである。一方、光取り出し側電極9は導体金具51にAuワイヤ等で構成されたボンディングワイヤ9wを介して電気的に接続される。導体金具51は金属ステージ52を貫通して裏面側に延び、第一通電端子51aを形成している。他方、金属ステージ52の裏面側には第二通電端子52aが突出形成されている。導体金具51と金属ステージ52との間には樹脂製の絶縁リング51iが配置されている。発光層部24には、第一通電端子51a及び第二通電端子52aを介して発光駆動電圧が印加される。   As shown in FIG. 1, in the bonded alloyed layer 16, the residual substrate portion 1 is bonded onto a metal stage 52 via a metal paste layer (metal paste layer) 117. As a result, the light emitting layer portion 24 is electrically connected to the metal stage 52 through the metal paste layer 117 in the form of the remaining substrate portion 1 as a conduction path. The metal paste layer 117 is formed by applying a metal paste in which a metal powder such as Ag is dispersed in a vehicle made of a binding resin and a solvent and then drying the paste. On the other hand, the light extraction side electrode 9 is electrically connected to the conductor metal fitting 51 via a bonding wire 9w made of Au wire or the like. The conductor metal fitting 51 penetrates the metal stage 52 and extends to the back surface side to form a first energizing terminal 51a. On the other hand, a second energizing terminal 52 a is formed to protrude from the back side of the metal stage 52. A resin insulating ring 51 i is disposed between the conductor metal fitting 51 and the metal stage 52. A light emission driving voltage is applied to the light emitting layer portion 24 via the first energizing terminal 51a and the second energizing terminal 52a.

残留基板部1は、切り欠き部1jの内側面を形成する本体部1mと、該本体部1mの第二主表面側端部に一体化され、該本体部1mの周側面よりも外向きに突出する鍔状部1gとを有する。本体部1mと鍔状部1gとはGaAs単結晶により一体形成されている。鍔状部1gの第二主表面が金属ステージ52に対し金属ペースト層117により接着される。金属ペースト層117は、鍔状部1gの第二主表面面内方向において、該鍔状部1gの周側面よりも外側にはみ出した部分が、該周側面を経て該鍔状部1gの第一主表面側に回り込む回り込み肉盛部117mを形成している。   The residual substrate portion 1 is integrated with a main body portion 1m that forms the inner side surface of the notch portion 1j, and an end portion on the second main surface side of the main body portion 1m, and is more outward than the peripheral side surface of the main body portion 1m. It has a protruding hook-shaped part 1g. The main body 1m and the bowl-shaped portion 1g are integrally formed of GaAs single crystal. The second main surface of the bowl-shaped portion 1 g is bonded to the metal stage 52 by the metal paste layer 117. The portion of the metal paste layer 117 that protrudes outside the peripheral side surface of the hook-shaped part 1g in the inward direction of the second main surface of the hook-shaped part 1g passes through the peripheral side surface of the first part of the hook-shaped part 1g. A wraparound portion 117m that wraps around the main surface is formed.

金属ステージ52上において素子チップ100Cは、金属ペースト層117とともに、発光層部24からの発光光束に対して透光性を有する高分子モールド材料、ここではエポキシ樹脂からなるモールド部25にて覆われている。モールド部25は、素子チップ100Cの切り欠き部1jが高分子モールド材料により充填される形で形成されている。本実施形態では、モールド部25の全体がエポキシ樹脂にて構成され、その結果、切り欠き部1jにもエポキシ樹脂が充填されてなる。   On the metal stage 52, the element chip 100 </ b> C is covered with a metal paste layer 117 and a polymer mold material that is transparent to the luminous flux from the light emitting layer portion 24, here a mold portion 25 made of epoxy resin. ing. The mold part 25 is formed such that the notch part 1j of the element chip 100C is filled with a polymer mold material. In the present embodiment, the entire mold part 25 is made of epoxy resin, and as a result, the notch part 1j is also filled with epoxy resin.

残留基板部1に切り欠き部1jを形成することで、該部分へ向かう発光光束をより効率的に切り欠き部1jより取り出すことが可能となり、光取り出し効率を大幅に高めることができる。また、切り欠き部1jにより露出した主化合物半導体層40の第二主表面は、残留基板部1の鍔状部1gの第一主表面と対向するが、これが反射率の高い金属ペースト層117をなす回り込み肉盛部117mにより覆われるので、切り欠き部1j側に放出される発光光束は、鍔状部1gの第一主表面側においても該回り込み肉盛部117m表面にて反射することができ、光取り出し効率を向上することができる。   By forming the notched portion 1j in the remaining substrate portion 1, it becomes possible to more efficiently extract the luminous flux directed toward the portion from the notched portion 1j, and the light extraction efficiency can be greatly increased. Further, the second main surface of the main compound semiconductor layer 40 exposed by the notch portion 1j is opposed to the first main surface of the bowl-shaped portion 1g of the residual substrate portion 1, but this causes the metal paste layer 117 having a high reflectivity to be formed. Since it is covered with the surrounding wrap-around portion 117m, the luminous flux emitted toward the notch portion 1j can be reflected on the surface of the wrap-around portion 117m also on the first main surface side of the bowl-shaped portion 1g. The light extraction efficiency can be improved.

図8に示すように、もし上記のような鍔状部1gが形成されない素子チップ100C’の場合、金属ペースト層117は、底面積の小さい本体部1mのみではつぶれ変形があまり進まず、はみ出した金属ペーストは本体部1mの周囲に大きく盛り上がる形となり、発光層部24の側面への這い上がりも生じやすくなる。この問題は、図8のように、金属ペースト層117の塗布領域に対し、素子チップ100C’が中心から偏って接着された場合に生じやすい傾向にある。   As shown in FIG. 8, in the case of the element chip 100C ′ in which the hook-shaped portion 1g is not formed as described above, the metal paste layer 117 does not progress so much by only the main body portion 1m having a small bottom area and protrudes. The metal paste has a shape that rises significantly around the main body 1m, and the side surface of the light emitting layer 24 is likely to creep up. As shown in FIG. 8, this problem tends to occur when the element chip 100C 'is adhered to the application region of the metal paste layer 117 with a deviation from the center.

しかし、図2のごとく、鍔状部1gが形成された発光素子チップ100Cでは、鍔状部1gの形成により残留基板部1の底面積が増加し、金属ペースト層117は鍔状部1gにてつぶれるように大きく押し広げられた後、鍔状部1gの外へ比較的大きな面積で滲み出る。従って、該滲み出た金属ペースト層117は、底面積が増加している分だけ盛り上がり高さが減じられ、かつ、鍔状部1gの上方にある切り欠き部1j吸収空間として回り込み肉盛部117mを形成する。これにより、金属ペースト層117が残留基板部1の側面を這い上がって発光層部24側面にまで及び、短絡等を引き起こす不具合も生じにくい。   However, as shown in FIG. 2, in the light emitting element chip 100C in which the hook-shaped portion 1g is formed, the bottom area of the residual substrate portion 1 is increased by the formation of the hook-shaped portion 1g, and the metal paste layer 117 is formed by the hook-shaped portion 1g. After being greatly expanded so as to be crushed, it oozes out of the bowl-shaped portion 1g in a relatively large area. Accordingly, the metal paste layer 117 that has exuded has a raised height reduced by an amount corresponding to an increase in the bottom area, and wraps around the notched portion 1j absorption space above the bowl-shaped portion 1g. Form. Thereby, the metal paste layer 117 scoops up the side surface of the residual substrate portion 1 and reaches the side surface of the light emitting layer portion 24, so that a problem that causes a short circuit or the like hardly occurs.

なお、残留基板部1の底面(第二主表面)周縁から滲み出た金属ペースト層117は、鍔状部1gの側面を這い上がった後、鍔状部1gの上面側に回り込み、回り込み肉盛部117mを形成することとなる。鍔状部1gの形成により残留基板部1の底面積が増加している分だけ、金属ペースト層117による接着面積も増え、素子チップの金属ステージ52に対する接着強度を高めることができる。また、回り込み肉盛部117mが、鍔状部1gの上面側を押さえ込む構造になるので、これも接着強度の向上に寄与する。   The metal paste layer 117 oozing from the peripheral edge of the bottom surface (second main surface) of the residual substrate portion 1 crawls up the side surface of the bowl-shaped portion 1g and then wraps around the upper surface side of the bowl-shaped portion 1g. The part 117m will be formed. As the bottom area of the residual substrate portion 1 increases due to the formation of the bowl-shaped portion 1g, the adhesion area by the metal paste layer 117 increases, and the adhesion strength of the element chip to the metal stage 52 can be increased. In addition, since the wraparound portion 117m has a structure of pressing down the upper surface side of the bowl-shaped portion 1g, this also contributes to the improvement of the adhesive strength.

回り込み肉盛部117mは、残留基板部1の本体部1mを、その高さ方向途中位置まで覆うものとなっている。また、本体部1mの高さHは、回り込み肉盛部117mの高さUよりも大きく設定されている。さらに、本体部1mの高さHは、鍔状部1gの高さtよりも大きく設定されている。鍔状部1gの高さtは、具体的には、10μm以上60μm以下の範囲内にて定められている。また、鍔状部1gの本体部1m周側面からの突出寸法Qは5μm以上に設定されている。本実施形態においては、残留基板部1の本体部1mが、高さ方向中間部で軸断面積が極小となるように、周側面がくびれ形状をなすように構成されている。この場合、鍔状部1gの本体部1mの周側面からの突出寸法Qは、上記軸断面積が極小となる位置を基点として測定するものとする。   The wraparound portion 117m covers the main body portion 1m of the residual substrate portion 1 up to a midway position in the height direction. Further, the height H of the main body 1m is set to be larger than the height U of the wraparound portion 117m. Furthermore, the height H of the main body 1m is set to be larger than the height t of the bowl-shaped portion 1g. Specifically, the height t of the bowl-shaped portion 1g is determined within a range of 10 μm to 60 μm. Further, the protrusion dimension Q from the peripheral side surface of the main body 1m of the bowl-shaped portion 1g is set to 5 μm or more. In the present embodiment, the main body portion 1m of the residual substrate portion 1 is configured such that the peripheral side surface has a constricted shape so that the axial cross-sectional area is minimized at the intermediate portion in the height direction. In this case, the protrusion dimension Q from the peripheral side surface of the main body 1m of the bowl-shaped portion 1g is measured with the position where the axial cross-sectional area is minimized as a base point.

図1に示すごとく、切り欠き部1jを形成した素子チップ100Cは、該切り欠き部1jに充填されたエポキシ樹脂が、素子チップ100Cの通電発熱等により膨張すると、切り欠き部1jの底面と金属ステージ52の上面との間で突っ張り力的な膨張応力を生じる。この場合、図9に示すように、残留基板部(ベース半導体層)1の外周面が単純な切り立ち面状になっていると、残留基板部1の厚さ方向の移動に対し、規制的に作用する部位が存在しないため、上記の突っ張り力により素子チップ100Cがジャッキアップされるような形で浮き上がり、接着層をなす金属ペースト層117から剥がれてしまう不具合を生ずる。   As shown in FIG. 1, in the element chip 100C in which the notch 1j is formed, when the epoxy resin filled in the notch 1j expands due to energization heat generation of the element chip 100C, the bottom surface of the notch 1j and the metal A tensile expansion stress is generated between the upper surface of the stage 52. In this case, as shown in FIG. 9, if the outer peripheral surface of the residual substrate portion (base semiconductor layer) 1 has a simple cut surface shape, the movement of the residual substrate portion 1 in the thickness direction is restricted. Therefore, there is a problem that the element chip 100C is lifted up in such a manner as to be jacked up by the above-described tensile force and peeled off from the metal paste layer 117 forming the adhesive layer.

しかし、図1の発光素子100によると、残留基板部1(ベース半導体層)に鍔状部1gを設けたので、切り欠き部1jに充填されたエポキシ樹脂(高分子モールド材料)が膨張したとき、その膨張応力は、鍔状部1gにおいて残留基板部1ひいては素子チップ100Cを金属ペースト層117(金属ペースト層)に押し付ける向きに作用する。その結果、素子チップ100Cが金属ペースト層117から浮き上がって剥がれる等の不具合を効果的に抑制することができる。また、本体部1mの側面が上記のようにくびれ形状となっていることで、切り欠き部1j内に充填されたモールド材料の膨張応力を湾曲面に沿って種々の方向に分散でき、素子チップ100Cの剥がれ等を一層起こりにくくすることができる。   However, according to the light emitting device 100 of FIG. 1, since the hook-like portion 1g is provided in the residual substrate portion 1 (base semiconductor layer), the epoxy resin (polymer mold material) filled in the cutout portion 1j expands. The expansion stress acts in the direction in which the residual substrate portion 1 and thus the element chip 100C are pressed against the metal paste layer 117 (metal paste layer) in the bowl-shaped portion 1g. As a result, it is possible to effectively suppress problems such as the element chip 100C being lifted off from the metal paste layer 117 and peeled off. In addition, since the side surface of the main body 1m has a constricted shape as described above, the expansion stress of the mold material filled in the notch 1j can be distributed in various directions along the curved surface. 100C peeling or the like can be made more difficult to occur.

以下、図1の発光素子100の製造方法について説明する。
まず、図3の工程1に示すように、n型GaAs単結晶からなる成長用基板10を用意し、その成長用基板10の第一主表面上に図示しないGaAsバッファ層を成長する。続いて、工程2に示すように、発光層部24として、n型AlGaInPクラッド層4、AlGaInP活性層(ノンドープ)5、及びp型AlGaInPクラッド層6を、この順序にて周知のMOVPE(Metal-Organic Vapor Phase Epitaxy)法によりエピタキシャル成長させる。次に工程3に進み、GaP、GaAsP又はAlGaAsからなる透明厚膜半導体層20(厚さ:10μm以上200μm以下(例えば100μm))を、例えばハイドライド気相成長法(Hydride Vapor Phase Epitaxial Growth Method:HVPE)あるいはMOVPE法を用いてエピタキシャル成長する。なお、透明厚膜半導体層20は、GaP、GaAsP又はAlGaAsからなる基板を発光層部24に貼り合わせることにより形成してもよい。以上で主化合物半導体層40の形成が終わる。
Hereinafter, a method for manufacturing the light emitting device 100 of FIG. 1 will be described.
First, as shown in Step 1 of FIG. 3, a growth substrate 10 made of an n-type GaAs single crystal is prepared, and a GaAs buffer layer (not shown) is grown on the first main surface of the growth substrate 10. Subsequently, as shown in Step 2, as the light emitting layer portion 24, an n-type AlGaInP clad layer 4, an AlGaInP active layer (non-doped) 5, and a p-type AlGaInP clad layer 6 are formed in this order in the well-known MOVPE (Metal-- Organic Vapor Phase Epitaxy) is used for epitaxial growth. Next, the process proceeds to Step 3, and a transparent thick film semiconductor layer 20 (thickness: 10 μm or more and 200 μm or less (for example, 100 μm)) made of GaP, GaAsP, or AlGaAs is formed on, for example, a hydride vapor phase growth method (HVPE). Or epitaxial growth using the MOVPE method. The transparent thick film semiconductor layer 20 may be formed by bonding a substrate made of GaP, GaAsP or AlGaAs to the light emitting layer portion 24. Thus, the formation of the main compound semiconductor layer 40 is completed.

そして、工程4に進み、成長用基板10の厚さを減ずる処理を行なう。本実施形態では該処理を、成長用基板10の第二主表面側部分を研削により除去し、残った基板部分を基板本体部1としている。これにより、主化合物半導体層40の第二主表面に基板本体部1’が一体化された素子ウェーハWが得られる。   Then, the process proceeds to step 4 where a process of reducing the thickness of the growth substrate 10 is performed. In the present embodiment, the second main surface side portion of the growth substrate 10 is removed by grinding in this embodiment, and the remaining substrate portion is used as the substrate body 1. Thereby, an element wafer W in which the substrate main body 1 ′ is integrated with the second main surface of the main compound semiconductor layer 40 is obtained.

次に、図4の工程5に進み、素子ウェーハWの基板本体部1’の第二主表面に、接合合金化層を形成するための金属材料層を蒸着等により形成し、350℃以上500℃以下の温度域で合金化熱処理を行なうことにより、接合合金化層16とする。また、透明厚膜半導体層20の第一主表面に接合合金化層9aを同様に形成する(接合合金化層16と合金化熱処理を兼用することができる)。接合合金化層9aは図1に示すごとく、Au等を蒸着することにより光取り出し側電極9にて覆われる。   Next, the process proceeds to step 5 in FIG. 4, a metal material layer for forming a bonding alloyed layer is formed on the second main surface of the substrate body 1 ′ of the element wafer W by vapor deposition or the like. The alloying heat treatment is performed in a temperature range of less than or equal to 0 ° C. to form the bonded alloyed layer 16. Further, the bonding alloying layer 9a is similarly formed on the first main surface of the transparent thick film semiconductor layer 20 (the bonding alloying layer 16 and the alloying heat treatment can be used together). As shown in FIG. 1, the bonding alloyed layer 9a is covered with the light extraction side electrode 9 by vapor deposition of Au or the like.

次に、素子ウェーハWの基板本体部1’の第二主表面に、EVA樹脂等の柔軟弾性材料からなる支持シート50を貼り付け、工程6に示すように、素子ウェーハWを個々の発光素子チップに分離するためのダイシング溝DGを、ウェーハWの第一主表面側から第二主表面側に貫通するように周知のダイサーを用いて形成する。このとき、ダイシング刃DBは、支持シート50が分断されない程度であれば支持シート50側に多少食い込んでもよい。   Next, a support sheet 50 made of a flexible elastic material such as EVA resin is attached to the second main surface of the substrate body 1 ′ of the element wafer W, and the element wafer W is separated into individual light emitting elements as shown in Step 6. A dicing groove DG for separating into chips is formed using a known dicer so as to penetrate from the first main surface side of the wafer W to the second main surface side. At this time, the dicing blade DB may slightly bite into the support sheet 50 side as long as the support sheet 50 is not divided.

工程7に示すように、支持シート50を面内に引っ張って伸張し、分離された素子チップ間のダイシング溝DGを拡張して、拡張溝EGとする。この状態で、各素子チップを支持シート50に向けて加圧し、基板本体部1’の第二主表面側を一定厚さだけ支持シート50内に圧入してこれを埋め込む。   As shown in step 7, the support sheet 50 is pulled in the plane and extended, and the dicing grooves DG between the separated element chips are expanded to form expanded grooves EG. In this state, each element chip is pressurized toward the support sheet 50, and the second main surface side of the substrate main body 1 'is press-fitted into the support sheet 50 by a certain thickness to be embedded.

そして、工程9に進み、ダイシング終了後の素子ウェーハWを、GaAsに対して選択エッチング性を有するエッチング液(例えば硫酸/過酸化水素混合液)ETに浸漬する。エッチング液ETは、拡張溝EG内に浸透し、溝底側に露出するする基板本体部1’を側面から侵食する。拡張溝EGは、支持シート50を事前に伸張することにより幅が広がっているので、エッチング液ETは溝内に容易に浸透し、基板本体部1’のエッチングが促進される。拡張溝EGの幅は、ダイシング刃DBの厚さ(例えば30μm程度である)よりも広ければよく、かつ、支持シート50の過度の伸張によりチップの剥離が生じない程度であれば、上限に特に制限はないが、例えば50μm以上200μm以下とするのが適当である。   Then, the process proceeds to step 9, and the element wafer W after dicing is immersed in an etching solution (for example, a sulfuric acid / hydrogen peroxide mixture) ET having selective etching properties with respect to GaAs. The etching liquid ET penetrates into the extended groove EG and erodes from the side surface the substrate body 1 'exposed at the groove bottom side. Since the extended groove EG is widened by extending the support sheet 50 in advance, the etching solution ET easily penetrates into the groove, and the etching of the substrate body 1 'is promoted. The width of the extended groove EG should be wider than the thickness of the dicing blade DB (for example, about 30 μm), and the upper limit is particularly limited as long as the chip does not peel off due to excessive stretching of the support sheet 50. Although there is no limitation, for example, it is appropriate to set it to 50 μm or more and 200 μm or less.

エッチング液ETの腐食活性を適当に調整することにより、基板本体部1’の側面を凹状湾曲断面形態(つまり、くびれ形態)にエッチングすることができる。他方、基板本体部1’の基端部は、埋め込み用シート60内に埋まっていることでエッチングから保護される。また、この埋め込みにより、エッチングが進行しても個々の素子チップ100C’が上記の埋め込み用シート60から脱落し難くなる利点もある。このようにしてエッチングが面内に一定距離進むまでエッチングを継続し、その後エッチング液から引き上げて洗浄すれば、側面が凹状湾曲断面形態となった切り欠き部1jが形成され、基板本体部の残った部分が残留基板部1の本体部1mとなる。他方、埋め込み用シート60内に埋まっていた基板本体部1’の基端部は鍔状部1gとなる。   By appropriately adjusting the corrosive activity of the etchant ET, the side surface of the substrate body 1 'can be etched into a concave curved cross-sectional shape (that is, a constricted shape). On the other hand, the base end portion of the substrate body 1 ′ is protected from etching by being embedded in the embedding sheet 60. In addition, this embedding has an advantage that the individual element chips 100C ′ are less likely to drop off from the embedding sheet 60 even if etching progresses. If the etching is continued until the etching advances a certain distance in the plane in this way, and then is lifted from the etching solution and cleaned, a notch 1j having a concave curved cross-sectional shape on the side surface is formed, and the substrate main body remains. This portion becomes the main body portion 1m of the residual substrate portion 1. On the other hand, the base end portion of the substrate body portion 1 ′ embedded in the embedding sheet 60 is a hook-shaped portion 1 g.

なお、エッチング液の活性を上げれば、図6に示す発光素子チップ200Cのごとく、本体部1mの側面を切り立ち面状に形成することも可能である。さらに、図7の発光素子チップ300Cのごとく、残留基板部1の第二主表面側基端部だけを、エッチング液に対して腐食されにくいAlGaAs等からなるエッチング不活性層26として形成し、残余の本体部1mはGaAsで形成しておけば、このエッチング不活性層26をエッチングから取り残す形で鍔状部1gを形成することができる。この場合、エッチング不活性層26は、必ずしも埋め込み用シート60に埋めこむ必要がなくなり、例えば図4の工程7(支持シート50への貼着状態)にて直ちにエッチング工程に移行することも可能となる。ただし、素子チップ100C’のエッチング中の脱落防止を考慮すれば、埋め込み用シート60への埋め込みを行った後エッチングすることがより望ましいといえる。   If the activity of the etching solution is increased, the side surface of the main body 1m can be formed into a vertical surface like the light emitting element chip 200C shown in FIG. Further, as in the light emitting element chip 300C of FIG. 7, only the base portion on the second main surface side of the residual substrate portion 1 is formed as an etching inactive layer 26 made of AlGaAs or the like which is not easily corroded by the etching solution, If the main body 1m is made of GaAs, the hook-shaped portion 1g can be formed in such a manner that the etching inactive layer 26 is left behind from the etching. In this case, the etching inert layer 26 does not necessarily need to be embedded in the embedding sheet 60. For example, the etching inactive layer 26 can be immediately transferred to the etching process in step 7 (attached to the support sheet 50) in FIG. Become. However, in consideration of prevention of falling off during the etching of the element chip 100C ′, it can be said that it is more desirable to perform the etching after the embedding in the embedding sheet 60.

図1に示すごとく、分離後の発光素子チップ100Cは、残留基板部1の第二主表面側を金属ペースト層117により金属ステージ52に接着し、さらに光取り出し側電極9をボンディングワイヤ9wにより導体金具51と接続し、さらにエポキシ樹脂からなるモールド部25を形成すれば、発光素子100が完成する。   As shown in FIG. 1, in the separated light emitting element chip 100C, the second main surface side of the residual substrate portion 1 is bonded to the metal stage 52 by the metal paste layer 117, and the light extraction side electrode 9 is conductive with the bonding wire 9w. If it connects with the metal fitting 51 and the mold part 25 which consists of an epoxy resin is further formed, the light emitting element 100 will be completed.

本発明の発光素子の一例を示す断面模式図。FIG. 6 is a schematic cross-sectional view illustrating an example of a light-emitting element of the present invention. 図1の素子チップを拡大して示す断面模式図。The cross-sectional schematic diagram which expands and shows the element chip | tip of FIG. 図1の発光素子の、製造方法の一例を示す工程説明図。Process explanatory drawing which shows an example of the manufacturing method of the light emitting element of FIG. 図3に続く工程説明図。Process explanatory drawing following FIG. 図4に続く工程説明図。Process explanatory drawing following FIG. 図1の発光素子の第一変形例を示す断面模式図。The cross-sectional schematic diagram which shows the 1st modification of the light emitting element of FIG. 図1の発光素子の第二変形例を示す断面模式図。The cross-sectional schematic diagram which shows the 2nd modification of the light emitting element of FIG. 金属ペーストの這い上がりにより生ずる不具合を説明する図。The figure explaining the malfunction which arises by creeping up of a metal paste.

符号の説明Explanation of symbols

100 発光素子
100C,200C,300C 発光素子チップ
1 残留基板部(ベース半導体層)
1m 本体部
1j 切り欠き部
1g 鍔状部
9 光取り出し側電極
117 金属ペースト層
117m 回り込み肉盛部
24 発光層部
40 主化合物半導体層
52 金属ステージ
100 Light-Emitting Element 100C, 200C, 300C Light-Emitting Element Chip 1 Residual Substrate (Base Semiconductor Layer)
1 m Main body portion 1 j Notch portion 1 g Gutter-shaped portion 9 Light extraction side electrode 117 Metal paste layer 117 m Circulation build-up portion 24 Light emitting layer portion 40 Main compound semiconductor layer 52 Metal stage

Claims (6)

発光層部を有するとともに自身の第一主表面側に主光取り出し面が形成された主化合物半導体層と、該主化合物半導体層の第二主表面側に位置する光吸収性のベース半導体層とを備えた素子チップの、前記ベース半導体層の第二主表面が金属ペースト層を介して金属ステージに接着された構造を有し、さらに、
前記主光取り出し面の直下部分の少なくとも一部が切り欠き対象部となり、かつ、該切り欠きの結果として生ずる残留部分が、前記光取り出し側電極の直下部分の少なくとも一部を含むように、前記ベース半導体層に切り欠き部が形成され、
かつ、該ベース半導体層は、前記切り欠き部の内側面を形成する本体部と、該本体部の第二主表面側端部に一体化され、該本体部の周側面よりも外向きに突出する鍔状部とを有し、該鍔状部の第二主表面が前記金属ステージに対し前記金属ペースト層により接着されるとともに、該金属ペースト層は、前記鍔状部の第二主表面面内方向において、該鍔状部の周側面よりも外側にはみ出した部分が、該周側面を経て該鍔状部の第一主表面側に回り込む回り込み肉盛部を形成してなり、
前記鍔状部の高さが10μm以上60μm以下であり、
前記本体部は、高さ方向中間部で軸断面積が極小となるように周側面がくびれ形状をなしてなることを特徴とする発光素子。
A main compound semiconductor layer having a light emitting layer portion and having a main light extraction surface formed on its first main surface side; and a light-absorbing base semiconductor layer located on the second main surface side of the main compound semiconductor layer; A second main surface of the base semiconductor layer is bonded to a metal stage via a metal paste layer, and
The at least part of the part directly below the main light extraction surface is a notch target part, and the residual part resulting from the notch includes at least part of the part directly below the light extraction side electrode. A notch is formed in the base semiconductor layer,
The base semiconductor layer is integrated with the main body forming the inner side surface of the notch and the second main surface side end of the main body, and protrudes outward from the peripheral side surface of the main body. A second main surface of the hook-shaped portion is bonded to the metal stage by the metal paste layer, and the metal paste layer is a second main surface of the hook-shaped portion. in the inner direction, circumferential portion protruding outside the side surface of the collar-shaped portion, Ri Na to form a wraparound overlaid portion around to the first main surface side of the collar-like portion through the peripheral side surface,
The height of the hook-shaped portion is 10 μm or more and 60 μm or less,
The body portion includes a light emitting element axial cross-sectional area and wherein Rukoto such form the peripheral side surface is constricted shape so that the minimum height direction intermediate portion.
前記回り込み肉盛部は、前記ベース半導体層の前記本体部を、その高さ方向途中位置まで覆うことを特徴とする請求項1に記載の発光素子。 2. The light emitting device according to claim 1, wherein the wraparound build-up portion covers the main body portion of the base semiconductor layer to a midway position in the height direction. 前記本体部の高さが前記回り込み肉盛部の高さよりも大きいことを特徴とする請求項2に記載の発光素子。 The light emitting device according to claim 2, wherein a height of the main body portion is larger than a height of the wraparound build-up portion. 前記ベース半導体層の前記本体部の高さが前記鍔状部の高さよりも大きく設定されてなることを特徴とする請求項1ないし請求項3のいずれか1項に記載の発光素子。 4. The light emitting device according to claim 1, wherein a height of the main body portion of the base semiconductor layer is set larger than a height of the bowl-shaped portion. 前記鍔状部の前記本体部周側面からの突出寸法が5μm以上であることを特徴とする請求項1ないし請求項のいずれか1項に記載の発光素子。 The light emitting element according to any one of claims 1 to 4 , wherein a protruding dimension of the flange-like portion from the peripheral side surface of the main body portion is 5 µm or more. 前記主化合物半導体層が光吸収性化合物半導体基板の第一主表面上にエピタキシャル成長され、前記主化合物半導体層の第一主表面の一部領域を主光取り出し面とし、前記発光層部に発光駆動電圧を印加するための前記光取り出し側電極が、前記主化合物半導体層の第一主表面の一部を覆う形で形成され、
前記主光取り出し面の直下部分の少なくとも一部が切り欠き対象部となり、かつ、該切り欠きの結果として生ずる残留基板部に前記光取り出し側電極の直下部分の少なくとも一部が含まれるように前記光吸収性化合物半導体基板に切り欠き部が形成され、当該残留基板部が前記ベース半導体層を形成してなることを特徴とする請求項1ないし請求項のいずれか1項に記載の発光素子。
The main compound semiconductor layer is epitaxially grown on the first main surface of the light-absorbing compound semiconductor substrate, a partial region of the first main surface of the main compound semiconductor layer is used as a main light extraction surface, and the light emitting layer portion is driven to emit light The light extraction side electrode for applying a voltage is formed so as to cover a part of the first main surface of the main compound semiconductor layer;
The at least part of the portion directly below the main light extraction surface is a notch target portion, and the residual substrate portion generated as a result of the notch includes at least a portion of the portion directly below the light extraction side electrode. are cutout portions formed in the light absorbing compound semiconductor substrate, light-emitting device according to any one of claims 1 to 5 the residual substrate portion is characterized by comprising forming said base semiconductor layer .
JP2004214927A 2004-07-22 2004-07-22 Light emitting element Expired - Fee Related JP4600737B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004214927A JP4600737B2 (en) 2004-07-22 2004-07-22 Light emitting element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004214927A JP4600737B2 (en) 2004-07-22 2004-07-22 Light emitting element

Publications (2)

Publication Number Publication Date
JP2006040973A JP2006040973A (en) 2006-02-09
JP4600737B2 true JP4600737B2 (en) 2010-12-15

Family

ID=35905687

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004214927A Expired - Fee Related JP4600737B2 (en) 2004-07-22 2004-07-22 Light emitting element

Country Status (1)

Country Link
JP (1) JP4600737B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012227234A (en) * 2011-04-18 2012-11-15 Nichia Chem Ind Ltd Light-emitting device, and method of manufacturing the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04223380A (en) * 1990-12-25 1992-08-13 Stanley Electric Co Ltd Led chip provided with substrate and manufacture thereof
JPH0645658A (en) * 1992-07-24 1994-02-18 Ricoh Co Ltd Semiconductor element adhesive substrate
JP2000277813A (en) * 1999-03-26 2000-10-06 Matsushita Electric Works Ltd Light source device
JP2003347578A (en) * 2002-05-23 2003-12-05 Rohm Co Ltd Semiconductor light emitting element

Also Published As

Publication number Publication date
JP2006040973A (en) 2006-02-09

Similar Documents

Publication Publication Date Title
US7041529B2 (en) Light-emitting device and method of fabricating the same
US8367438B2 (en) Method for producing an optoelectronic semiconductor component and optoelectronic semiconductor component
JP4150980B2 (en) Light emitting element
US20060145177A1 (en) Light emitting device and process for fabricating the same
US8288181B2 (en) Light emitting diode and fabricating method thereof
JP2004207508A (en) Light emitting element and its manufacturing method thereof
JP4120600B2 (en) Method for manufacturing light emitting device
JP4121551B2 (en) Light emitting device manufacturing method and light emitting device
JP2005197296A (en) Light-emitting element and its manufacturing process
JP4110524B2 (en) Light emitting device and method for manufacturing light emitting device
JP3997523B2 (en) Light emitting element
JP4062111B2 (en) Method for manufacturing light emitting device
JP3951300B2 (en) Light emitting device and method for manufacturing light emitting device
JP4600737B2 (en) Light emitting element
JP3950801B2 (en) Light emitting device and method for manufacturing light emitting device
JP2005079298A (en) Light emitting element and method of manufacturing the same
JP2004235505A (en) Ohmic electrode structure for light emitting element and semiconductor element
JP4697650B2 (en) Light emitting element
JP4120796B2 (en) Light emitting device and method for manufacturing light emitting device
JP2005123530A (en) Method for manufacturing light emitting device
JP5196288B2 (en) Light emitting device manufacturing method and light emitting device
JP4487303B2 (en) Method for manufacturing light emitting device
JP2007258320A (en) Light emitting element
JP2005123409A (en) Light emitting element
JP2005109220A (en) Light-emitting element

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070601

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100402

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100618

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100809

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100902

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100915

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131008

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees