Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4617567B2 - Manufacturing method of semiconductor device - Google Patents
[go: Go Back, main page]

JP4617567B2 - Manufacturing method of semiconductor device - Google Patents

Manufacturing method of semiconductor device Download PDF

Info

Publication number
JP4617567B2
JP4617567B2 JP2000369633A JP2000369633A JP4617567B2 JP 4617567 B2 JP4617567 B2 JP 4617567B2 JP 2000369633 A JP2000369633 A JP 2000369633A JP 2000369633 A JP2000369633 A JP 2000369633A JP 4617567 B2 JP4617567 B2 JP 4617567B2
Authority
JP
Japan
Prior art keywords
identification code
reticle
chip
semiconductor device
wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000369633A
Other languages
Japanese (ja)
Other versions
JP2002175956A (en
Inventor
真也 米尾
朝安 喜如嘉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2000369633A priority Critical patent/JP4617567B2/en
Publication of JP2002175956A publication Critical patent/JP2002175956A/en
Application granted granted Critical
Publication of JP4617567B2 publication Critical patent/JP4617567B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00Marks applied to devices, e.g. for alignment or identification
    • H10W46/101Marks applied to devices, e.g. for alignment or identification characterised by the type of information, e.g. logos or symbols
    • H10W46/106Marks applied to devices, e.g. for alignment or identification characterised by the type of information, e.g. logos or symbols digital information, e.g. bar codes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00Marks applied to devices, e.g. for alignment or identification
    • H10W46/601Marks applied to devices, e.g. for alignment or identification for use after dicing
    • H10W46/603Formed on wafers or substrates before dicing and remaining on chips after dicing
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/541Dispositions of bond wires
    • H10W72/5445Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements

Description

【0001】
【発明の属する技術分野】
本発明は、半導体装置製造方法に関し、特に自身に識別コードを有する半導体装置製造方法に関する。
【0002】
【従来の技術】
従来の半導体装置はチップ自身に、それを識別するための情報を有してはいない。チップに識別情報が記されていないと、他の装置と混在したりした場合に相互の識別ができず、装置としての使用ができなくなるという虞がある。
これを防ぐために、従来はパッケージ裏面にタイプ名等の情報を捺印して、この捺印を人が目視で判読してその情報を判断していた。しかしこの方法は、自動化ができず、捺印作業や識別にコストがかかる等の問題があった。
また、パッケージ裏面への捺印時に発生するダストが製品の不良率を高めるという問題もあった。
【0003】
【発明が解決しようとする課題】
上述のごとく、従来の半導体装置では、チップ自身にそれを識別するための情報が記されていないため、他の装置のチップと混在した場合などに区別が付かないという問題があった。これを防ぐためにパッケージ裏面にタイプ名等の情報を捺印する方法が採られているが、識別が作業者の目視によって行われなければならない等の問題があり、作業全体を自動化することができないという欠点があった。また、捺印時に発生するダストも問題となっていた。本発明は、比較的簡単な方法でこの問題を解決して、チップ自身に識別記号を記すことにより、機械的な識別を可能にし、以後の工程の自動化を可能にした半導体装置製造方法の実現を課題とする。
【0004】
【課題を解決するための手段】
上記課題を達成するため、本発明は、半導体装置の製造方法において、半導体チップを形成するウェーハを載置するステージに連結金具で連結された識別コード専用レチクルを、集光レンズと前記ウェーハの間に設け、前記集光レンズと露光を行う光源との間に前記半導体チップのパターンが形成されたレチクルを設けた露光装置を用いて、半導体チップにレチクルのパターンを形成すると共に半導体チップの所定位置に識別コード専用レチクルの識別コードを形成する識別コード形成工程を有し、この識別コード形成工程で設けた識別コードを読取って以後の工程に反映させることを特徴とする。
【0005】
れらにより、チップ自身に識別記号を記して機械的な識別を可能にすることができ、以後の工程の自動化を可能にすることができる半導体装置製造方法を実現することができる。
【0006】
【発明の実施の形態】
以下、本発明にかかる半導体装置およびその製造方法を添付図面を参照にして詳細に説明する。
【0007】
図1に、本発明の半導体装置の一実施の形態である固体撮像装置の外観図を示す。図1で、符号1はチップ(撮像面にあたる)、符号2はパッケージ、符号3はボンディングワイヤ、符号4は識別コードである。
本発明では、ウェーハ処理工程において、ステップ式投影露光装置(以下ステッパと略す。)により、エッチングなどの処理パターンを半導体基板のレジストに露光する際に、同時にチップ1の外周部に識別コード4を記すようにする。そうして、以後のパッケージ組み立て工程や検査工程においては、この識別コード4を認識することでチップ1を識別し、以後の処理を自動化することができる。識別コード4としては、例えばバーコードなどを用いることができるが、必ずしもそれに限られるものではない。
【0008】
このように識別コード4をウェーハ処理工程で露光処理によって記すことで、従来行われていた作業者によるパッケージ裏面への捺印等の作業を無くすことができると共に、より早いチップの段階から個々を識別できるので、誤って他の装置のチップと混在した場合などでも、人手によらずに容易にかつ高速に識別、分類することができる。
【0009】
次に、この識別コード4をステッパを用いて埋め込むための方法について述べる。
図2は、従来のステッパの概略構成図である。図2において、符号11は光源、符号12はレチクル、符号13は集光レンズ、符号14はウェーハ、符号15はステージである。
レチクル12には半導体素子のパターンの数倍の拡大パターンが形成されており、光源11からの光をレチクル12に投射し、そのパターンを集光レンズ13でウェーハ14上に投影して露光を行う。ステッパでは同一のレチクル12のパターンを繰り返しウェーハ14に露光させて、ウェーハ14に多数のチップパターンを形成する。
レチクル12の投影位置はウェーハ14を載置するステージ15の移動によってウェーハ14上を移動させられて位置決めされ、また、ウェーハ14はステージ15によって上下にも移動させられ、これにより、露光焦点が決められる。
【0010】
図3に、本発明に用いられるステッパの概略構成図を示す。図3において、符号11は光源、符号12はレチクル、符号13は集光レンズ、符号14はウェーハ、符号15はステージ、符号16は識別コード専用レチクル、符号17は連結金具である。便利のため、図3で図2と同一の機能のものには同一の符号を記した。
本発明が、図2に示す従来の物と異なる点は、ステージ15に連結金具17で連結された識別コード専用レチクル16を、集光レンズ13とウェーハ14の間に設けた点である。
【0011】
このステッパによる識別コード4のチップ1への埋め込み動作を説明する。
まず、光源11から投射される光はレチクル12を通って集光レンズ13で集光される。そうして、集光レンズ13で集光された光は、識別コード専用レチクル16を通ってウェーハ14へ照射され、ウェーハ14上のレジストが露光されてウェーハ14上にパターンが形成される。
識別コード専用レチクル16には、各チップ1ごとに対応する識別コードが記されている。したがって、ウェーハ14上には、レチクル12のパターンと共に識別コード専用レチクル16の識別コードパターンが同時に形成される。
【0012】
次のショットに移り、レチクル12のパターンをウェーハ14上の別の場所に形成するため、ステージ15を移動させる。この時、識別コード専用レチクル16はステージ15と連結されているため、ステージ15と同じ方向に移動し、レチクル12のパターンと同時に次の識別コードパターンが形成される。
これにより、各チップ1ごとに対応する識別コード4が記載され、この識別コードを読み取ることでチップに関する情報が判読できるので、固体撮像装置のようにパッケージ2が透明でパッケージ2の外部からチップ1表面の識別コード4を読み取ることが可能な場合は、この情報をもとに、チップダイシング以降の作業、ダイボンディング、ワイヤボンディング、パッケージング、マーキング、検査工程等を自動化することができる。
【0013】
以上の説明は、固体撮像装置について行ったが、固体撮像装置以外の半導体装置においても、半導体チップに識別コードを記し、この半導体チップをこの識別コードが外部から読取り可能な状態にパッケージに封入した半導体装置においては、同様に処理の自動化が可能になる。
【0014】
【発明の効果】
以上説明したように本発明の請求項1の発明は、半導体装置の製造方法において、半導体チップの所定位置に識別コードを形成する識別コード形成工程を設けて、ここで設けた識別コードを読取って以後の工程に反映させる。
【0016】
れにより、チップ情報を機械的に認識してチップすなわち半導体装置を識別することができ、以後の工程を自動化をすることが可能な半導体装置の製造方法を実現することができる。
【0017】
本発明の請求項の発明は、識別コードとしてバーコードを用いる。これにより、既成の識別方法、識別ソフトウェアを利用することができ、半導体装置の識別を容易かつ廉価に行うことが可能な半導体装置の製造方法を実現することができる。
【図面の簡単な説明】
【図1】本発明の半導体装置の一実施の形態である固体撮像装置の外観図。
【図2】従来のステップ式投影露光装置の概略構成図。
【図3】本発明のステップ式投影露光装置の概略構成図。
【符号の説明】
1…チップ、2…パッケージ、3…ボンディングワイヤ、4…識別コード、11…光源、12…レチクル、13…集光レンズ、14…ウェーハ、15…ステージ、16…識別コード専用レチクル、17…連結金具。
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a method of manufacturing a semiconductor device, a method of manufacturing a semiconductor device having an identification code to the particular itself.
[0002]
[Prior art]
A conventional semiconductor device does not have information for identifying the chip itself. If the identification information is not written on the chip, there is a possibility that mutual identification cannot be performed when it is mixed with other devices, and the device cannot be used.
In order to prevent this, conventionally, information such as a type name is imprinted on the back of the package, and a person visually interprets the imprint to determine the information. However, this method cannot be automated, and has problems such as costly stamping work and identification.
In addition, there is a problem that dust generated at the time of marking on the back of the package increases the defective rate of the product.
[0003]
[Problems to be solved by the invention]
As described above, in the conventional semiconductor device, since information for identifying it is not written in the chip itself, there is a problem that it cannot be distinguished when mixed with chips of other devices. In order to prevent this, a method of stamping information such as the type name on the back of the package has been adopted, but there is a problem that identification must be performed by the operator's visual inspection, and the entire work cannot be automated. There were drawbacks. Also, dust generated at the time of stamping has been a problem. The present invention solves this problem in a relatively simple manner, by mark the identification sign chip itself, to allow mechanical identification, the method of manufacturing a semiconductor device which enables automation of the subsequent process Realization is the issue.
[0004]
[Means for Solving the Problems]
In order to achieve the above object, according to the present invention, in a method for manufacturing a semiconductor device , an identification code-dedicated reticle connected to a stage on which a wafer for forming a semiconductor chip is placed is connected between a condenser lens and the wafer. A reticle pattern is formed on the semiconductor chip and a predetermined position of the semiconductor chip using an exposure apparatus provided with a reticle on which the semiconductor chip pattern is formed between the condenser lens and the light source for exposure. And an identification code forming step for forming an identification code for an identification code dedicated reticle. The identification code provided in the identification code forming step is read and reflected in the subsequent steps .
[0005]
By these, the chip itself shows information about identification mark can allow the mechanical identification, it is possible to realize a method of manufacturing a semiconductor device capable of allowing the automation of the subsequent steps.
[0006]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, a semiconductor device and a manufacturing method thereof according to the present invention will be described in detail with reference to the accompanying drawings.
[0007]
FIG. 1 shows an external view of a solid-state imaging device which is an embodiment of a semiconductor device of the present invention. In FIG. 1, reference numeral 1 is a chip (corresponding to the imaging surface), reference numeral 2 is a package, reference numeral 3 is a bonding wire, and reference numeral 4 is an identification code.
In the present invention, when a processing pattern such as etching is exposed on a resist of a semiconductor substrate by a step projection exposure apparatus (hereinafter abbreviated as a stepper) in a wafer processing process, an identification code 4 is simultaneously applied to the outer periphery of the chip 1. Try to write. Then, in the subsequent package assembly process and inspection process, the chip 1 can be identified by recognizing the identification code 4, and the subsequent processing can be automated. As the identification code 4, for example, a barcode can be used, but it is not necessarily limited thereto.
[0008]
By writing the identification code 4 in the wafer processing step by exposure processing in this way, it is possible to eliminate the conventional work such as marking on the back of the package by the operator, and to identify each individual from the earlier chip stage. Therefore, even when it is mixed with a chip of another device by mistake, it can be easily and quickly identified and classified without human intervention.
[0009]
Next, a method for embedding the identification code 4 using a stepper will be described.
FIG. 2 is a schematic configuration diagram of a conventional stepper. In FIG. 2, reference numeral 11 is a light source, reference numeral 12 is a reticle, reference numeral 13 is a condenser lens, reference numeral 14 is a wafer, and reference numeral 15 is a stage.
The reticle 12 is formed with an enlarged pattern several times the pattern of the semiconductor element. The light from the light source 11 is projected onto the reticle 12, and the pattern is projected onto the wafer 14 with the condenser lens 13 for exposure. . The stepper repeatedly exposes the pattern of the same reticle 12 onto the wafer 14 to form a large number of chip patterns on the wafer 14.
The projection position of the reticle 12 is moved and positioned on the wafer 14 by the movement of the stage 15 on which the wafer 14 is placed, and the wafer 14 is also moved up and down by the stage 15, thereby determining the exposure focus. It is done.
[0010]
In FIG. 3, the schematic block diagram of the stepper used for this invention is shown. In FIG. 3, reference numeral 11 is a light source, reference numeral 12 is a reticle, reference numeral 13 is a condenser lens, reference numeral 14 is a wafer, reference numeral 15 is a stage, reference numeral 16 is a reticle dedicated to an identification code, and reference numeral 17 is a connecting bracket. For convenience, the same reference numerals are used in FIG. 3 for the same functions as in FIG.
The present invention is different from the conventional one shown in FIG. 2 in that an identification code-dedicated reticle 16 connected to a stage 15 by a connecting bracket 17 is provided between the condenser lens 13 and the wafer 14.
[0011]
The operation of embedding the identification code 4 in the chip 1 by this stepper will be described.
First, light projected from the light source 11 passes through the reticle 12 and is collected by the condenser lens 13. Then, the light condensed by the condenser lens 13 is irradiated onto the wafer 14 through the reticle 16 dedicated to the identification code, the resist on the wafer 14 is exposed, and a pattern is formed on the wafer 14.
The identification code dedicated reticle 16 has an identification code corresponding to each chip 1. Therefore, the identification code pattern of the identification code dedicated reticle 16 is simultaneously formed on the wafer 14 together with the pattern of the reticle 12.
[0012]
Moving to the next shot, the stage 15 is moved in order to form the pattern of the reticle 12 at another location on the wafer 14. At this time, since the identification code dedicated reticle 16 is connected to the stage 15, it moves in the same direction as the stage 15, and the next identification code pattern is formed simultaneously with the pattern of the reticle 12.
As a result, the identification code 4 corresponding to each chip 1 is written, and the information on the chip can be read by reading this identification code. When the surface identification code 4 can be read, the work after chip dicing, die bonding, wire bonding, packaging, marking, inspection process and the like can be automated based on this information.
[0013]
The above description has been given for the solid-state imaging device. However, in a semiconductor device other than the solid-state imaging device, an identification code is written on the semiconductor chip, and the semiconductor chip is enclosed in a package so that the identification code can be read from the outside. In the semiconductor device, the processing can be similarly automated.
[0014]
【The invention's effect】
As described above, according to the first aspect of the present invention, in the method of manufacturing a semiconductor device, an identification code forming step for forming an identification code at a predetermined position of the semiconductor chip is provided, and the identification code provided here is read. This is reflected in the subsequent processes.
[0016]
This ensures that the chip information is mechanically recognized can identify chip or semiconductor device, it is possible to realize a method for manufacturing a subsequent step the semiconductor device capable of the automated.
[0017]
In the second aspect of the present invention, a bar code is used as the identification code. As a result, an existing identification method and identification software can be used, and a semiconductor device manufacturing method capable of easily and inexpensively identifying a semiconductor device can be realized.
[Brief description of the drawings]
FIG. 1 is an external view of a solid-state imaging device which is an embodiment of a semiconductor device of the present invention.
FIG. 2 is a schematic block diagram of a conventional step projection exposure apparatus.
FIG. 3 is a schematic block diagram of a stepped projection exposure apparatus according to the present invention.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 ... Chip, 2 ... Package, 3 ... Bonding wire, 4 ... Identification code, 11 ... Light source, 12 ... Reticle, 13 ... Condensing lens, 14 ... Wafer, 15 ... Stage, 16 ... Reticle for identification code, 17 ... Connection Hardware.

Claims (2)

半導体チップを形成するウェーハを載置するステージに連結金具で連結された識別コード専用レチクルを、集光レンズと前記ウェーハの間に設け、前記集光レンズと露光を行う光源との間に前記半導体チップのパターンが形成されたレチクルを設けた露光装置を用いて、半導体チップにレチクルのパターンを形成すると共に半導体チップの所定位置に識別コード専用レチクルの識別コードを形成する識別コード形成工程を有し、この識別コード形成工程で設けた識別コードを読取って以後の工程に反映させることを特徴とする半導体装置の製造方法。 An identification code-dedicated reticle connected to a stage on which a wafer forming a semiconductor chip is mounted is connected between a condenser lens and the wafer, and the semiconductor is provided between the condenser lens and a light source for exposure. Using an exposure apparatus provided with a reticle on which a chip pattern is formed, and having an identification code forming step of forming a reticle pattern on a semiconductor chip and forming an identification code for an identification code dedicated reticle at a predetermined position on the semiconductor chip A method of manufacturing a semiconductor device, wherein the identification code provided in the identification code forming step is read and reflected in the subsequent steps. 前記識別コードがバーコードであることを特徴とする請求項に記載の半導体装置の製造方法。The method of manufacturing a semiconductor device according to claim 1 , wherein the identification code is a bar code.
JP2000369633A 2000-12-05 2000-12-05 Manufacturing method of semiconductor device Expired - Fee Related JP4617567B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000369633A JP4617567B2 (en) 2000-12-05 2000-12-05 Manufacturing method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000369633A JP4617567B2 (en) 2000-12-05 2000-12-05 Manufacturing method of semiconductor device

Publications (2)

Publication Number Publication Date
JP2002175956A JP2002175956A (en) 2002-06-21
JP4617567B2 true JP4617567B2 (en) 2011-01-26

Family

ID=18839642

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000369633A Expired - Fee Related JP4617567B2 (en) 2000-12-05 2000-12-05 Manufacturing method of semiconductor device

Country Status (1)

Country Link
JP (1) JP4617567B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006351772A (en) * 2005-06-15 2006-12-28 Fujifilm Holdings Corp Semiconductor chip identification information recording method and imaging apparatus

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62239519A (en) * 1986-04-11 1987-10-20 Nec Corp Monosilic integrated circuit
JPH01212429A (en) * 1988-02-19 1989-08-25 Nec Corp Semiconductor element
JPH05109591A (en) * 1991-10-16 1993-04-30 Hitachi Ltd Semiconductor device
JPH05315207A (en) * 1992-05-08 1993-11-26 Nec Corp Semiconductor device
JPH06196575A (en) * 1992-12-24 1994-07-15 Kawasaki Steel Corp Information indicating method on the surface of semiconductor chip
JPH1126333A (en) * 1997-06-27 1999-01-29 Oki Electric Ind Co Ltd Semiconductor device and information management system therefor

Also Published As

Publication number Publication date
JP2002175956A (en) 2002-06-21

Similar Documents

Publication Publication Date Title
US7299973B2 (en) Semiconductor device and an information management system therefor
JP3839975B2 (en) Code reader
CN109313405B (en) Method and apparatus for determining the position of a target structure on a substrate, method and apparatus for determining the position of a substrate
JPH1165093A (en) Substrate management device, substrate storage container, substrate storage device, and device manufacturing method
JP2006527922A (en) Semiconductor wafer having an edge-based identification function
EP1589578A1 (en) Method and structures for indexing dice
JPH05315207A (en) Semiconductor device
US20060283961A1 (en) Method for recording identification information on semiconductor chip, and imaging device
JP2000228341A (en) Semiconductor integrated circuit
JP4617567B2 (en) Manufacturing method of semiconductor device
CN114253095B (en) Substrate position detection method, drawing method, substrate position detection device and drawing device
US7880273B2 (en) Method of manufacturing semiconductor device from semiconductor wafer
JPH1165088A (en) Substrates for device manufacturing
JPH02198128A (en) Method of recording and reading identification information of semiconductor wafer
JPH0571166B2 (en)
JPH0878316A (en) Exposure equipment
JPH0845800A (en) Semiconductor wafer and identification method thereof
JP2008218594A (en) Exposure method
KR20060106379A (en) Overlay key and overlay measurement method using the same
JPH05109591A (en) Semiconductor device
JPH05313350A (en) Photomask for semiconductor device
JPH053227A (en) Tab tape carrier
JP2924298B2 (en) Wafer type code identification system
JPH09148411A (en) Identification mark reading device
JPS60211941A (en) Exposure method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070226

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20071210

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20090917

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20091111

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100518

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100708

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100928

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20101011

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131105

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131105

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees