JP4748281B2 - 配線基板の製造方法及び配線基板 - Google Patents
配線基板の製造方法及び配線基板 Download PDFInfo
- Publication number
- JP4748281B2 JP4748281B2 JP2010505686A JP2010505686A JP4748281B2 JP 4748281 B2 JP4748281 B2 JP 4748281B2 JP 2010505686 A JP2010505686 A JP 2010505686A JP 2010505686 A JP2010505686 A JP 2010505686A JP 4748281 B2 JP4748281 B2 JP 4748281B2
- Authority
- JP
- Japan
- Prior art keywords
- via hole
- resin layer
- conductive paste
- wiring board
- diameter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4664—Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
- H05K1/185—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
- H05K1/185—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards
- H05K1/186—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards manufactured by mounting on or connecting to patterned circuits before or during embedding
- H05K1/187—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards manufactured by mounting on or connecting to patterned circuits before or during embedding the patterned circuits being prefabricated circuits, which are not yet attached to a permanent insulating substrate, e.g. on a temporary carrier
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0355—Metal foils
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/025—Abrading, e.g. grinding or sand blasting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/06—Lamination
- H05K2203/063—Lamination of preperforated insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1461—Applying or finishing the circuit pattern after another process, e.g. after filling of vias with conductive paste, after making printed resistors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Description
1 コア基板
2 導体パターン
2a 実装用ランド
2b ビア用ランド
3 回路部品
4 樹脂層(第1の樹脂層)
4a ビアホール
5 導電ペースト
6 接着層(第2の樹脂層)
6a ビアホール
7 導電ペースト
8 配線パターン(金属箔)
8a ビア用ランド
8b 電極
Claims (9)
- 導体パターンを有し、この導体パターンを底面とする有底の第1のビアホールが形成された硬化状態の第1の樹脂層を準備する第1の工程と、
前記第1のビアホールに第1の樹脂層の表面より一部が突出した状態となるように第1の導電ペーストを充填し、当該導電ペーストを硬化させる第2の工程と、
前記第1のビアホールに充填された第1の導電ペーストの突出部を研磨する第3の工程と、
前記第1のビアホールに対応する位置に貫通した第2のビアホールが形成された未硬化状態の第2の樹脂層を準備する第4の工程と、
前記第1のビアホールと前記第2のビアホールとが連続するように前記第1の樹脂層と前記第2の樹脂層とを積層する第5の工程と、
前記第5の工程の後で、前記第2のビアホールに第2の導電ペーストを充填する第6の工程と、を備える配線基板の製造方法。 - 前記第2の工程において、前記第1の樹脂層上に貫通孔を有するフィルムを積層し、前記第1の樹脂層の第1のビアホールおよび前記フィルムの貫通孔に同時に第1の導電ペーストを充填し、その後、前記フィルムを剥離することによって前記第1の導電ペーストを第1の樹脂層の表面より一部が突出した状態とし、
前記第3の工程において、前記第1の導電ペーストの突出部を研磨することを特徴とする請求項1に記載の配線基板の製造方法。 - 前記フィルムの貫通孔の口径は、前記第1のビアホールの開口径よりも大きいことを特徴とする請求項2に記載の配線基板の製造方法。
- 前記第3の工程において、バフ研磨によって前記第1の導電ペーストの表面を研磨することを特徴とする請求項1ないし3のいずれか1項に記載の配線基板の製造方法。
- 前記第4の工程において、前記第2のビアホールの底部口径は、前記第1のビアホールの開口径よりも小さいことを特徴とする請求項1ないし4のいずれか1項に記載の配線基板の製造方法。
- 未硬化状態の前記第2の樹脂層に対して金属箔を圧着し、当該金属箔を前記第2のビアホールに充填された未硬化の第2の導電ペーストに接触させる第7の工程と、前記第2のビアホールに充填された第2の導電ペーストおよび前記第2の樹脂層を同時に硬化させる第8の工程と、をさらに備える請求項1乃至5のいずれか1項に記載の配線基板の製造方法。
- 前記金属箔は、第8の工程の終了後、パターン化されることを特徴とする請求項6に記載の配線基板の製造方法。
- 前記第7の工程において、前記金属箔はキャリアに貼設した状態で予めパターン化され、このパターン化された金属箔が前記第2の樹脂層に圧着され、
前記第8の工程の終了後に前記キャリアを剥離することを特徴とする請求項6に記載の配線基板の製造方法。 - 導体パターンを有し、この導体パターンを底面とする有底の第1のビアホールが形成された第1の樹脂層と、
前記第1の樹脂層中に埋設され、かつ前記導体パターンに実装された回路部品と、
前記第1のビアホールに充填硬化され、前記第1の樹脂層の上面に露出した表面が研磨された第1の導電ペーストと、
上下に貫通した第2のビアホールが形成され、当該第2のビアホールの上端開口部は前記第1のビアホールの上端開口部より小径に形成され、前記第2のビアホールはその上端開口部の径が下端開口部の径よりも大きいテーパ穴であり、前記第2のビアホールの下端開口部が前記第1のビアホールの上端開口部と対応するように前記第1の樹脂層の上に積層され、かつ前記第1の樹脂層よりも薄肉である第2の樹脂層と、
前記第2のビアホールに充填硬化され、前記第1の導電ペーストと電気的に接続された第2の導電ペーストと、
前記第2のビアホールを覆うように第2の樹脂層上に形成され、前記第2の導電ペーストと電気的に接続された配線パターンと、を備える配線基板。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010505686A JP4748281B2 (ja) | 2008-03-26 | 2009-03-24 | 配線基板の製造方法及び配線基板 |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008080227 | 2008-03-26 | ||
| JP2008080227 | 2008-03-26 | ||
| JP2010505686A JP4748281B2 (ja) | 2008-03-26 | 2009-03-24 | 配線基板の製造方法及び配線基板 |
| PCT/JP2009/055846 WO2009119600A1 (ja) | 2008-03-26 | 2009-03-24 | 配線基板の製造方法及び配線基板 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2009119600A1 JPWO2009119600A1 (ja) | 2011-07-28 |
| JP4748281B2 true JP4748281B2 (ja) | 2011-08-17 |
Family
ID=41113792
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010505686A Expired - Fee Related JP4748281B2 (ja) | 2008-03-26 | 2009-03-24 | 配線基板の製造方法及び配線基板 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP4748281B2 (ja) |
| WO (1) | WO2009119600A1 (ja) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DK2592915T3 (da) * | 2010-07-06 | 2022-04-19 | Fujikura Ltd | Fremstillingsfremgangsmåde til lamineret printplade |
| JP5776174B2 (ja) * | 2010-12-15 | 2015-09-09 | 富士通株式会社 | 電子部品内蔵基板の製造方法 |
| CN114980579B (zh) * | 2022-06-08 | 2024-02-06 | 芯体素(杭州)科技发展有限公司 | 一种高精密多层线路板制备过程中的固化方法 |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002111201A (ja) * | 2000-10-03 | 2002-04-12 | Ibiden Co Ltd | プリント基板の製造方法 |
| JP2003124380A (ja) * | 2001-10-15 | 2003-04-25 | Matsushita Electric Ind Co Ltd | 電子部品内蔵モジュールおよびその製造方法 |
| JP2003218519A (ja) * | 2002-01-18 | 2003-07-31 | Fujitsu Ltd | プリント基板とその製造方法 |
| JP2005064446A (ja) * | 2003-07-25 | 2005-03-10 | Dainippon Printing Co Ltd | 積層用モジュールの製造方法 |
| JP2007081409A (ja) * | 2005-09-15 | 2007-03-29 | Samsung Electro-Mechanics Co Ltd | 微細パターンを有する印刷回路基板及びその製造方法 |
| JP2007281336A (ja) * | 2006-04-11 | 2007-10-25 | Fujikura Ltd | 両面プリント配線板の製造方法および多層プリント配線板 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5454161A (en) * | 1993-04-29 | 1995-10-03 | Fujitsu Limited | Through hole interconnect substrate fabrication process |
| JP2000124581A (ja) * | 1998-10-20 | 2000-04-28 | Yotaro Hatamura | 配線パターン形成方法及び積層配線基板の製造方法 |
| JP2006339365A (ja) * | 2005-06-01 | 2006-12-14 | Mitsui Mining & Smelting Co Ltd | 配線基板およびその製造方法、多層積層配線基板の製造方法並びにビアホールの形成方法 |
-
2009
- 2009-03-24 WO PCT/JP2009/055846 patent/WO2009119600A1/ja not_active Ceased
- 2009-03-24 JP JP2010505686A patent/JP4748281B2/ja not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002111201A (ja) * | 2000-10-03 | 2002-04-12 | Ibiden Co Ltd | プリント基板の製造方法 |
| JP2003124380A (ja) * | 2001-10-15 | 2003-04-25 | Matsushita Electric Ind Co Ltd | 電子部品内蔵モジュールおよびその製造方法 |
| JP2003218519A (ja) * | 2002-01-18 | 2003-07-31 | Fujitsu Ltd | プリント基板とその製造方法 |
| JP2005064446A (ja) * | 2003-07-25 | 2005-03-10 | Dainippon Printing Co Ltd | 積層用モジュールの製造方法 |
| JP2007081409A (ja) * | 2005-09-15 | 2007-03-29 | Samsung Electro-Mechanics Co Ltd | 微細パターンを有する印刷回路基板及びその製造方法 |
| JP2007281336A (ja) * | 2006-04-11 | 2007-10-25 | Fujikura Ltd | 両面プリント配線板の製造方法および多層プリント配線板 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2009119600A1 (ja) | 2009-10-01 |
| JPWO2009119600A1 (ja) | 2011-07-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4434315B2 (ja) | 多層配線基板の製造方法 | |
| KR101025524B1 (ko) | 배선 기판 및 그 제조 방법 | |
| KR101056718B1 (ko) | 기판의 제조 방법 | |
| KR101125356B1 (ko) | 인쇄회로기판 및 그의 제조 방법 | |
| JP4792749B2 (ja) | 電子部品内蔵プリント配線板の製造方法 | |
| JP5302920B2 (ja) | 多層配線基板の製造方法 | |
| JP2008300819A (ja) | プリント基板およびその製造方法 | |
| JP4939519B2 (ja) | 多層回路基板の製造方法 | |
| JP4748281B2 (ja) | 配線基板の製造方法及び配線基板 | |
| JP2004063583A (ja) | 半導体装置及びその製造方法 | |
| JP2004288989A (ja) | 多層プリント配線板及びその製造方法 | |
| JP6058321B2 (ja) | 配線基板の製造方法 | |
| JP2019121766A (ja) | プリント配線板およびその製造方法 | |
| KR20160103270A (ko) | 인쇄회로기판 및 그 제조방법 | |
| JP2018157090A (ja) | プリント配線板およびその製造方法 | |
| JP2010021369A (ja) | 部品内蔵配線基板及びその製造方法 | |
| JP3933822B2 (ja) | プリント配線基板及びその製造方法 | |
| JP3645780B2 (ja) | ビルドアップ多層プリント配線板とその製造方法 | |
| JP6016017B2 (ja) | 接着シート付きプリント配線板の製造方法及びそれを用いた貼り合せプリント配線板の製造方法 | |
| JP2012023100A (ja) | 埋め込み部品具有配線板、埋め込み部品具有配線板の製造方法 | |
| JP3855670B2 (ja) | 多層回路基板の製造方法 | |
| JP4803919B2 (ja) | 多層配線基板の製造方法 | |
| JP4541187B2 (ja) | 膜素子内蔵プリント配線板の製造方法、膜素子内蔵プリント配線板 | |
| JP3973654B2 (ja) | プリント配線基板の製造方法 | |
| JP2004228322A (ja) | 多層フレキシブル配線板の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110419 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110502 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 4748281 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140527 Year of fee payment: 3 |
|
| LAPS | Cancellation because of no payment of annual fees |