Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4775335B2 - Electrode extraction structure and probe structure - Google Patents
[go: Go Back, main page]

JP4775335B2 - Electrode extraction structure and probe structure - Google Patents

Electrode extraction structure and probe structure Download PDF

Info

Publication number
JP4775335B2
JP4775335B2 JP2007167330A JP2007167330A JP4775335B2 JP 4775335 B2 JP4775335 B2 JP 4775335B2 JP 2007167330 A JP2007167330 A JP 2007167330A JP 2007167330 A JP2007167330 A JP 2007167330A JP 4775335 B2 JP4775335 B2 JP 4775335B2
Authority
JP
Japan
Prior art keywords
glass substrate
conductor
silicon substrate
probe
electrode lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007167330A
Other languages
Japanese (ja)
Other versions
JP2009008413A (en
Inventor
英一 古久保
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Electric Works Co Ltd
Original Assignee
Panasonic Corp
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Works Ltd filed Critical Panasonic Corp
Priority to JP2007167330A priority Critical patent/JP4775335B2/en
Publication of JP2009008413A publication Critical patent/JP2009008413A/en
Application granted granted Critical
Publication of JP4775335B2 publication Critical patent/JP4775335B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Testing Of Individual Semiconductor Devices (AREA)
  • Measuring Leads Or Probes (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Description

本発明は、ICやLSIの良否を判定するウェハテストにおいて使用されるプローブカードに適用して好適な電極の引き出し構造に関する。   The present invention relates to an electrode lead-out structure suitable for application to a probe card used in a wafer test for determining the quality of an IC or LSI.

従来より、シリコン基板に形成された複数の貫通孔内に充填された導体部と、バッドを介して導体部の一方の端部に接合されたプローブとして機能する動作部とを備えるプローブカードが知られている(特許文献1参照)。
特開2006−222309号公報
2. Description of the Related Art Conventionally, a probe card including a conductor portion filled in a plurality of through holes formed in a silicon substrate and an operation portion functioning as a probe joined to one end portion of the conductor portion via a pad is known. (See Patent Document 1).
JP 2006-222309 A

従来のプローブカードによれば、導体部と動作部が別体により形成されているために、導体部と動作部間の導通の信頼性に問題がある上にその製造プロセスが複雑になっていた。また検査対象であるICやLSIの微細化に伴い導体部及び動作部に対しても微細化が要求されるようになっているが、導体部及び動作部を微細化する場合、貫通孔を形成する際の貫通孔のピッチずれや位置ずれによって導体部と動作部の水平方向の位置ずれが発生しやすいために、微細化が困難であった。   According to the conventional probe card, since the conductor part and the action part are formed separately, there is a problem in reliability of conduction between the conductor part and the action part, and the manufacturing process is complicated. . Also, along with miniaturization of ICs and LSIs to be inspected, miniaturization is also required for conductors and operating parts. When miniaturizing conductors and operating parts, through holes are formed. Since the displacement of the conductor portion and the operating portion in the horizontal direction is likely to occur due to the pitch displacement or displacement of the through-holes, the miniaturization is difficult.

本発明は、上記課題を解決するためになされたものであり、その目的は、導体部と動作部間の導通の信頼性を高め、微細化が可能な電極の引き出し構造及びプローブ型構造体を提供することにある。   The present invention has been made to solve the above-described problems, and an object of the present invention is to provide an electrode lead-out structure and a probe-type structure that can improve the reliability of conduction between a conductor portion and an operating portion and can be miniaturized. It is to provide.

本発明に係る電極の引き出し構造及びプローブ型構造体は、ガラス基板を深さ方向に貫通する導体部と、導体部の一方の端部に形成された、ガラス基板表面との間に所定間隔をあけてガラス基板の面内方向に延伸する動作部とを備え、導体部と動作部はシリコン基板を加工することにより一体成形されている。   The electrode lead-out structure and the probe-type structure according to the present invention provide a predetermined distance between a conductor portion penetrating the glass substrate in the depth direction and the glass substrate surface formed at one end of the conductor portion. And an operating portion extending in the in-plane direction of the glass substrate. The conductor portion and the operating portion are integrally formed by processing the silicon substrate.

本発明に係る電極の引き出し構造及びプローブ型構造体によれば、導体部と動作部はシリコン基板を加工することにより一体成形されているので、導体部と動作部間の導通の信頼性を高めると同時に微細化することができる。   According to the electrode lead-out structure and the probe-type structure according to the present invention, since the conductor portion and the operating portion are integrally formed by processing a silicon substrate, the reliability of conduction between the conductor portion and the operating portion is improved. At the same time, it can be miniaturized.

本発明に係る電極の引き出し構造は、例えば図1に示すような基板2に複数の構造体3を備えるプローブカード用コンタクタ1に適用することができる。以下、図面を参照して、本発明の一実施形態となるプローブカード用コンタクタ1の構成及びその製造方法について説明する。   The electrode lead-out structure according to the present invention can be applied to, for example, a probe card contactor 1 having a plurality of structures 3 on a substrate 2 as shown in FIG. Hereinafter, a configuration of a probe card contactor 1 according to an embodiment of the present invention and a manufacturing method thereof will be described with reference to the drawings.

〔プローブカード用コンタクタの構成〕
本発明の一実施形態となるプローブカード用コンタクタ1は、図1に示すように、ガラス基板2と、ガラス基板2に形成された複数の構造体3とを主な構成要素として備える。各構造体3は、図2に示すように、ガラス基板2を深さ方向に貫通する導体部3cと、導体部3cの一方の端部に形成され、ガラス基板2表面との間に間隔Sをあけてガラス基板2の面内方向に延伸する動作部3bと、動作部3aの一方の端部の上面に形成された接点3aとを備え、接点3a,動作部3b,及び導体部3cは同一のシリコン基板を加工することにより一体成形されている。また動作部3bの下面及び導体部3cの側壁部には表面拡散処理により不純物拡散層4が形成され、内部と比較して低抵抗化されている。
[Configuration of probe card contactor]
As shown in FIG. 1, a probe card contactor 1 according to an embodiment of the present invention includes a glass substrate 2 and a plurality of structures 3 formed on the glass substrate 2 as main components. As shown in FIG. 2, each structure 3 is formed at one end of the conductor portion 3 c penetrating the glass substrate 2 in the depth direction and the surface of the glass substrate 2, with a distance S between the conductor portion 3 c and the surface of the glass substrate 2. The operation part 3b extending in the in-plane direction of the glass substrate 2 and the contact 3a formed on the upper surface of one end of the operation part 3a are provided. The contact 3a, the operation part 3b, and the conductor part 3c are It is integrally formed by processing the same silicon substrate. Further, an impurity diffusion layer 4 is formed by a surface diffusion process on the lower surface of the operation portion 3b and the side wall portion of the conductor portion 3c, and the resistance is reduced compared to the inside.

〔プローブカード用コンタクタの製造方法〕
上記プローブカード用コンタクタ1は、以下に示す製造方法により製造することができる。以下、図3(a)〜(f)を参照して、上記プローブカード用コンタクタ1の製造方法について説明する。上記プローブカード用コンタクタ1を製造する際は、始めに図3(a)に示すようにシリコン基板3の裏面側を加工することにより複数の導体部3cを形成した後、図3(b)に示すようにシリコン基板3の裏面側表面に不純物を拡散させることにより不純物拡散層4を形成する。不純物拡散層4を形成することにより動作部3bと導体部3c間の抵抗値を下げることができる。なおシリコン基板3に予め不純物を注入しておくことによりシリコン基板3全体を低抵抗してもよい。
[Method for manufacturing probe card contactor]
The probe card contactor 1 can be manufactured by the following manufacturing method. Hereinafter, a method for manufacturing the probe card contactor 1 will be described with reference to FIGS. When the probe card contactor 1 is manufactured, first, as shown in FIG. 3 (a), the back surface side of the silicon substrate 3 is processed to form a plurality of conductor portions 3c. As shown, the impurity diffusion layer 4 is formed by diffusing impurities on the back surface of the silicon substrate 3. By forming the impurity diffusion layer 4, the resistance value between the operation part 3b and the conductor part 3c can be lowered. The entire silicon substrate 3 may have a low resistance by previously implanting impurities into the silicon substrate 3.

次に図3(c)に示すように不純物拡散層4表面に犠牲層5を形成した後、犠牲層5表面にガラス基板材料を堆積させた後に裏面研磨処理を施すことにより、図3(d)に示すように複数の導体部3c間にガラス基板2を埋め込む。そして最後に、図3(e)に示すようにシリコン基板2の表面側を加工することにより複数の接点3aと動作部3bを形成した後、図3(f)に示すようにエッチング処理により犠牲層5を除去することにより、一連の製造工程は完了する。   Next, as shown in FIG. 3C, after a sacrificial layer 5 is formed on the surface of the impurity diffusion layer 4, a glass substrate material is deposited on the surface of the sacrificial layer 5, and then a back surface polishing process is performed, so that FIG. The glass substrate 2 is embedded between the plurality of conductor portions 3c as shown in FIG. Finally, after processing the surface side of the silicon substrate 2 as shown in FIG. 3 (e), a plurality of contacts 3a and operating portions 3b are formed, and then sacrificed by etching as shown in FIG. 3 (f). By removing layer 5, the series of manufacturing steps is completed.

このようなプローブカード用コンタクタ1によれば、導体部3cと動作部3bはシリコン基板を加工することにより一体成形されているので、導体部3cと動作部3b間の導通の信頼性を高めると同時に微細化することができる。   According to such a probe card contactor 1, the conductor portion 3c and the operating portion 3b are integrally formed by processing a silicon substrate. Therefore, when the reliability of conduction between the conductor portion 3c and the operating portion 3b is increased. It can be miniaturized at the same time.

以上、本発明者によってなされた発明を適用した実施の形態について説明したが、この実施の形態による本発明の開示の一部をなす論述及び図面により本発明は限定されることはない。このように、上記実施の形態に基づいて当業者等によりなされる他の実施の形態、実施例及び運用技術等は全て本発明の範疇に含まれることは勿論であることを付け加えておく。   As mentioned above, although the embodiment to which the invention made by the present inventor is applied has been described, the present invention is not limited by the description and the drawings that form part of the disclosure of the present invention according to this embodiment. As described above, it is a matter of course that all other embodiments, examples, operation techniques, and the like made by those skilled in the art based on the above embodiments are included in the scope of the present invention.

本発明の実施形態となるプローブカード用コンタクタの構成を示す斜視図である。It is a perspective view which shows the structure of the contactor for probe cards used as embodiment of this invention. 図1に示す構造体の構成を示す断面図である。It is sectional drawing which shows the structure of the structure shown in FIG. 図2に示す構造体の製造工程の流れを示す断面工程図である。FIG. 3 is a cross-sectional process diagram illustrating a flow of a manufacturing process of the structure illustrated in FIG. 2.

符号の説明Explanation of symbols

1:プローブカード用コンタクタ
2:ガラス基板
3a:接点
3b:動作部
3c:導体部
4:不純物拡散層
1: probe card contactor 2: glass substrate 3a: contact 3b: operating part 3c: conductor part 4: impurity diffusion layer

Claims (4)

ガラス基板を深さ方向に貫通する導体部と、
前記導体部の一方の端部に形成された、前記ガラス基板表面との間に所定間隔をあけて前記ガラス基板の面内方向に延伸する動作部とを備え、
前記導体部と前記動作部はシリコン基板を加工することにより一体成形されている
ことを特徴とする電極の引き出し構造。
A conductor that penetrates the glass substrate in the depth direction;
An operation part formed at one end of the conductor part and extending in an in-plane direction of the glass substrate with a predetermined interval between the glass substrate surface;
The lead structure for an electrode, wherein the conductor portion and the operating portion are integrally formed by processing a silicon substrate.
請求項1に記載の電極の引き出し構造を複数有し、前記動作部の先端部に接点構造を備えるプローブ型構造体。   A probe-type structure having a plurality of electrode lead-out structures according to claim 1 and having a contact structure at a tip of the operating part. 請求項1に記載の電極の引き出し構造において、ガラス基板と接する前記導体部の側壁部が表面拡散処理により内部と比較して低抵抗になっていることを特徴とする電極の引き出し構造。   2. The electrode lead-out structure according to claim 1, wherein a side wall portion of the conductor portion in contact with the glass substrate has a low resistance compared to the inside due to surface diffusion treatment. 請求項1に記載の電極の引き出し構造において、前記シリコン基板は不純物注入処理により低抵抗化されているシリコン基板であることを特徴とする電極の引き出し構造。   2. The electrode lead-out structure according to claim 1, wherein the silicon substrate is a silicon substrate whose resistance is reduced by an impurity implantation process.
JP2007167330A 2007-06-26 2007-06-26 Electrode extraction structure and probe structure Expired - Fee Related JP4775335B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007167330A JP4775335B2 (en) 2007-06-26 2007-06-26 Electrode extraction structure and probe structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007167330A JP4775335B2 (en) 2007-06-26 2007-06-26 Electrode extraction structure and probe structure

Publications (2)

Publication Number Publication Date
JP2009008413A JP2009008413A (en) 2009-01-15
JP4775335B2 true JP4775335B2 (en) 2011-09-21

Family

ID=40323653

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007167330A Expired - Fee Related JP4775335B2 (en) 2007-06-26 2007-06-26 Electrode extraction structure and probe structure

Country Status (1)

Country Link
JP (1) JP4775335B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013011032A (en) * 2011-06-29 2013-01-17 Daifuku Paper Mfg Co Ltd Insertion paper for glass

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3550157B2 (en) * 1992-01-21 2004-08-04 株式会社東芝 Manufacturing method of circuit measurement terminals
JPH11337581A (en) * 1999-04-27 1999-12-10 Nec Corp Probe card
US6756244B2 (en) * 2002-01-29 2004-06-29 Hewlett-Packard Development Company, L.P. Interconnect structure
JP2004317162A (en) * 2003-04-11 2004-11-11 Masaki Esashi Probe card, probe pin, and manufacturing method thereof

Also Published As

Publication number Publication date
JP2009008413A (en) 2009-01-15

Similar Documents

Publication Publication Date Title
TWI379080B (en)
TW201039396A (en) Silicon wafer having a testing pad and method for testing the same
JP2005093486A (en) Semiconductor device manufacturing method and semiconductor device
DE102013112797B4 (en) ARRANGEMENT WITH SEMICONDUCTOR DEVICE INCLUDING CHIP CARRIER, SEMICONDUCTOR WAFER AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
JP2013247254A (en) Semiconductor device and manufacturing method of the same
CN101650399A (en) Device for detecting an attack against an integrated circuit
JP4069028B2 (en) Substrate with through electrode, method for manufacturing the same, and electronic device
JP4775335B2 (en) Electrode extraction structure and probe structure
JP5238206B2 (en) Wiring board, electronic component and manufacturing method thereof
TW201804545A (en) Conductive pad forming method
US20080297183A1 (en) Probe card having columnar base portion and method of producing the same
CN100355057C (en) Electrode structure, and method for manufacturing thin-film structure
JP4300795B2 (en) Semiconductor device and inspection method thereof
CN101894828B (en) Silicon wafer with test pads and testing method thereof
US11133275B2 (en) Method for improving wire bonding strength of an image sensor
JP4897318B2 (en) Piezoresistive element and manufacturing method thereof
CN102779810B (en) Metal oxide semiconductor test structure and method of forming the same
TW201133735A (en) Connection pad structure for an electronic component
JP2007303928A (en) Acceleration sensor and its manufacturing method
JP2010078541A (en) Wiring board, manufacturing method therefor, multilayer wiring board, and probe card
CN105883712A (en) Fabrication method of microcomponent with support structure
JP4157414B2 (en) Capacitance type external force detection device
KR100787745B1 (en) PCM test pattern for semiconductor manufacturing
JP4877465B2 (en) Semiconductor device, semiconductor device inspection method, semiconductor wafer
JP6445672B2 (en) Semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090901

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110511

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110531

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110613

R150 Certificate of patent or registration of utility model

Ref document number: 4775335

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140708

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees