Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4807283B2 - Semiconductor measuring equipment - Google Patents
[go: Go Back, main page]

JP4807283B2 - Semiconductor measuring equipment - Google Patents

Semiconductor measuring equipment Download PDF

Info

Publication number
JP4807283B2
JP4807283B2 JP2007055156A JP2007055156A JP4807283B2 JP 4807283 B2 JP4807283 B2 JP 4807283B2 JP 2007055156 A JP2007055156 A JP 2007055156A JP 2007055156 A JP2007055156 A JP 2007055156A JP 4807283 B2 JP4807283 B2 JP 4807283B2
Authority
JP
Japan
Prior art keywords
semiconductor
measurement
semiconductor package
calibration
measuring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007055156A
Other languages
Japanese (ja)
Other versions
JP2008216093A (en
Inventor
敏和 平山
健一郎 長明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2007055156A priority Critical patent/JP4807283B2/en
Publication of JP2008216093A publication Critical patent/JP2008216093A/en
Application granted granted Critical
Publication of JP4807283B2 publication Critical patent/JP4807283B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Testing Of Individual Semiconductor Devices (AREA)

Description

本発明は、高周波デバイスが実装された半導体パッケージの高周波特性を測定する半導体測定装置及び半導体測定方法に関し、特に高周波特性の測定を高精度に行うことができる半導体測定装置及び半導体測定方法に関するものである。   The present invention relates to a semiconductor measuring apparatus and a semiconductor measuring method for measuring high-frequency characteristics of a semiconductor package on which a high-frequency device is mounted, and more particularly to a semiconductor measuring apparatus and a semiconductor measuring method capable of measuring high-frequency characteristics with high accuracy. is there.

高周波デバイスが実装された半導体パッケージが、通信機器、車載機器等に用いられている。この半導体パッケージの高周波特性(入出力特性、雑音特性、Sパラメータ)を測定するために半導体測定装置が用いられている(例えば、特許文献1参照)。   A semiconductor package on which a high-frequency device is mounted is used for communication equipment, in-vehicle equipment, and the like. A semiconductor measuring device is used to measure the high-frequency characteristics (input / output characteristics, noise characteristics, S-parameters) of this semiconductor package (see, for example, Patent Document 1).

図12は、従来の半導体測定装置を示す断面図である。キャリア11上に、半導体パッケージ12の高周波特性を測定する測定基板13が設けられている。測定基板13上にはコンタクトパッド14が設けられている。コンタクトパッド14は、外部との信号の入出力を行うためのコネクタ15に接続されている。キャリア11及び測定基板13の周囲は側板16で囲われ、測定基板13の上側は装置本体17で覆われている。装置本体17の下面には、誘電体からなる押さえ部18が設けられている。この押さえ部18により半導体パッケージ12を測定基板13に押し付けて、半導体パッケージ12の裏面電極と測定基板13上のコンタクトパッド14を電気的に接触させた状態で測定が行われる。   FIG. 12 is a cross-sectional view showing a conventional semiconductor measurement apparatus. On the carrier 11, a measurement substrate 13 for measuring the high frequency characteristics of the semiconductor package 12 is provided. A contact pad 14 is provided on the measurement substrate 13. The contact pad 14 is connected to a connector 15 for inputting / outputting signals from / to the outside. The periphery of the carrier 11 and the measurement substrate 13 is surrounded by a side plate 16, and the upper side of the measurement substrate 13 is covered with an apparatus body 17. A pressing part 18 made of a dielectric is provided on the lower surface of the apparatus main body 17. The measurement is performed in a state in which the semiconductor package 12 is pressed against the measurement substrate 13 by the pressing portion 18 and the back electrode of the semiconductor package 12 and the contact pad 14 on the measurement substrate 13 are in electrical contact.

特開2001−99887号公報JP 2001-99887 A

図13は、従来の半導体測定装置を用いて測定した場合と、同一の測定基板上に半導体パッケージをハンダ実装して測定した場合のSパラメータの測定結果を示す図である。測定端面は、半導体パッケージのドレイン・ゲート裏面電極の外側端部である。また、基板上に形成したマイクロストリップ線路による校正基準を用いてTRL校正(Through-Reflection-Line)を行って、Sパラメータの測定値を補正している。   FIG. 13 is a diagram showing the measurement results of the S parameter when measured using a conventional semiconductor measurement device and when measured by solder mounting a semiconductor package on the same measurement substrate. The measurement end face is the outer end of the drain / gate back electrode of the semiconductor package. In addition, TRL calibration (Through-Reflection-Line) is performed using a calibration standard by a microstrip line formed on the substrate to correct the measured value of the S parameter.

従来の半導体測定装置を用いて測定した場合、Sパラメータの波形はいたるところで不連続に変化し、高周波領域では反射利得を生じている。一方、ハンダ実装して測定した場合、これらの傾向は全く見られない。   When measured using a conventional semiconductor measurement apparatus, the waveform of the S parameter changes discontinuously everywhere, and a reflection gain occurs in the high frequency region. On the other hand, when measured by solder mounting, these tendencies are not seen at all.

この特性上の差異を生む要因として、半導体測定装置の構造に起因する半導体パッケージ周辺のインピーダンス変化が挙げられる。即ち、従来の半導体測定装置では、マイクロストリップ線路が装置本体、押さえ部などの構造物に取り囲まれており、これらの構造体の影響によって半導体パッケージ周辺の電界分布に影響を与え、Sパラメータ測定を擾乱する要因となっている。他の高周波特性の測定(入出力、雑音)についても同様の効果が働く。従って、半導体パッケージの高周波特性の測定を高精度に行うことができないという問題があった。   A factor causing this difference in characteristics is a change in impedance around the semiconductor package due to the structure of the semiconductor measuring device. That is, in the conventional semiconductor measuring apparatus, the microstrip line is surrounded by structures such as the apparatus main body and the holding part, and the influence of these structures affects the electric field distribution around the semiconductor package, and the S parameter measurement is performed. It is a disturbing factor. The same effect also works for measurement of other high frequency characteristics (input / output, noise). Therefore, there is a problem that the high frequency characteristics of the semiconductor package cannot be measured with high accuracy.

また、従来は、マイクロストリップ線路上を覆う物体が存在しない開放状態になっている校正基準を用いてTRL校正を行っていた。一方、実際の測定では、マイクロストリップ線路が装置本体、押さえ部などの構造物に取り囲まれている。この結果、半導体測定装置上のマイクロストリップ線路の特性インピーダンス、入出力ポート間のアイソレーションに変化が生じる。このように半導体パッケージのSパラメータ測定において校正条件と測定条件が異なっていたため、高周波特性の測定を高精度に行うことができないというが問題があった。   Conventionally, TRL calibration is performed using a calibration standard that is in an open state in which no object covering the microstrip line exists. On the other hand, in the actual measurement, the microstrip line is surrounded by structures such as the apparatus main body and the holding part. As a result, changes occur in the characteristic impedance of the microstrip line on the semiconductor measuring device and the isolation between the input and output ports. As described above, since the calibration conditions and the measurement conditions are different in the S parameter measurement of the semiconductor package, there is a problem in that the high frequency characteristics cannot be measured with high accuracy.

本発明は、上述のような課題を解決するためになされたもので、その目的は、高周波特性の測定を高精度に行うことができる半導体測定装置及び半導体測定方法を得るものである。   The present invention has been made to solve the above-described problems, and an object of the present invention is to obtain a semiconductor measuring apparatus and a semiconductor measuring method capable of measuring high-frequency characteristics with high accuracy.

本発明に係る半導体測定装置は、半導体パッケージの高周波特性を測定する測定基板と、半導体パッケージを測定基板に押し付ける押さえ部とを有し、押さえ部は、先端部分に断面が台形状の凹部を有し、前記凹部の傾斜した内壁と前記半導体パッケージの上面の4辺が接触する。本発明のその他の特徴は以下に明らかにする。 Semiconductor measuring device according to the present invention, a measurement board for measuring the frequency characteristics of the semiconductor package, and a pressing portion for pressing the semiconductor package to the measuring substrate, pressing part, have a recess of cross-section trapezoidal tip portion Then, the inclined inner wall of the recess comes into contact with the four sides of the upper surface of the semiconductor package . Other features of the present invention will become apparent below.

本発明により、高周波特性の測定を高精度に行うことができる。   According to the present invention, high-frequency characteristics can be measured with high accuracy.

実施の形態1.
図1は、本発明の実施の形態1に係る半導体測定装置を示す断面図である。キャリア11上に、高周波デバイス(不図示)が実装された半導体パッケージ12の高周波特性を測定する測定基板13が設けられている。測定基板13上にはコンタクトパッド14が設けられている。コンタクトパッド14は、外部との信号の入出力を行うためのコネクタ15に接続されている。キャリア11及び測定基板13の周囲は側板16で囲われ、測定基板13の上側は装置本体17で覆われている。装置本体17の下面には、樹脂製の押さえ部18が設けられている。この押さえ部18により半導体パッケージ12を測定基板13に押し付けて、半導体パッケージ12の裏面電極と測定基板13上のコンタクトパッド14を電気的に接触させた状態で測定が行われる。
Embodiment 1 FIG.
FIG. 1 is a sectional view showing a semiconductor measuring apparatus according to Embodiment 1 of the present invention. On the carrier 11, a measurement substrate 13 for measuring high frequency characteristics of a semiconductor package 12 on which a high frequency device (not shown) is mounted is provided. A contact pad 14 is provided on the measurement substrate 13. The contact pad 14 is connected to a connector 15 for inputting / outputting signals from / to the outside. The periphery of the carrier 11 and the measurement substrate 13 is surrounded by a side plate 16, and the upper side of the measurement substrate 13 is covered with an apparatus body 17. A resin pressing portion 18 is provided on the lower surface of the apparatus main body 17. The measurement is performed in a state in which the semiconductor package 12 is pressed against the measurement substrate 13 by the pressing portion 18 and the back electrode of the semiconductor package 12 and the contact pad 14 on the measurement substrate 13 are in electrical contact.

押さえ部18は、半導体パッケージ12と接触する先端部分の中央部に空洞部19を有する。これにより、押さえ部18の先端の誘電率が減少する。従って、半導体測定装置の構造に起因する半導体パッケージ上部の誘電率変化を低減することができるため、高周波特性の測定を高精度に行うことができる。   The holding part 18 has a hollow part 19 in the center part of the tip part in contact with the semiconductor package 12. Thereby, the dielectric constant of the front-end | tip of the holding | suppressing part 18 reduces. Therefore, since the change in the dielectric constant of the upper part of the semiconductor package due to the structure of the semiconductor measuring device can be reduced, high-frequency characteristics can be measured with high accuracy.

実施の形態2.
図2は、本発明の実施の形態2に係る半導体測定装置を示す断面図である。実施の形態1と同様の構成については説明を省略し、相違点についてのみ説明する。
Embodiment 2. FIG.
FIG. 2 is a cross-sectional view showing a semiconductor measurement apparatus according to Embodiment 2 of the present invention. A description of the same configuration as that of the first embodiment will be omitted, and only differences will be described.

押さえ部18は、半導体パッケージ12と接触する先端近傍の内部に筒状又は直方体型の空洞部19を有する。これにより、押さえ部18の先端の誘電率が減少する。従って、半導体測定装置の構造に起因する半導体パッケージ上部の誘電率変化を低減することができるため、高周波特性の測定を高精度に行うことができる。   The holding part 18 has a cylindrical or rectangular parallelepiped cavity 19 inside the vicinity of the tip that contacts the semiconductor package 12. Thereby, the dielectric constant of the front-end | tip of the holding | suppressing part 18 reduces. Therefore, since the change in the dielectric constant of the upper part of the semiconductor package due to the structure of the semiconductor measuring device can be reduced, high-frequency characteristics can be measured with high accuracy.

また、押さえ部18の先端は、半導体パッケージ12の上面に平行する平面形状である。これにより、押さえ部18の先端と半導体パッケージ12の接触性が良好になり、半導体パッケージ12を確実に押さえることができる。   Further, the tip of the pressing portion 18 has a planar shape parallel to the upper surface of the semiconductor package 12. As a result, the contact between the tip of the pressing portion 18 and the semiconductor package 12 is improved, and the semiconductor package 12 can be reliably pressed.

実施の形態3.
図3は、本発明の実施の形態3に係る半導体測定装置を示す断面図であり、図4はその上面図である。キャリア11上に、半導体パッケージ12の高周波特性を測定する測定基板13が設けられている。測定基板13上にはコンタクトパッド14が設けられている。押さえ部18により半導体パッケージ12を測定基板13に押し付けて、半導体パッケージ12の裏面電極と測定基板13上のコンタクトパッド14を電気的に接触させた状態で測定が行われる。
Embodiment 3 FIG.
FIG. 3 is a sectional view showing a semiconductor measuring apparatus according to Embodiment 3 of the present invention, and FIG. 4 is a top view thereof. On the carrier 11, a measurement substrate 13 for measuring the high frequency characteristics of the semiconductor package 12 is provided. A contact pad 14 is provided on the measurement substrate 13. The measurement is performed in a state in which the semiconductor package 12 is pressed against the measurement substrate 13 by the pressing portion 18 and the back electrode of the semiconductor package 12 and the contact pad 14 on the measurement substrate 13 are in electrical contact.

押さえ部18は、先端部分に台形状の凹部20を有する。凹部20の内壁と半導体パッケージ12の上面の4辺が接触する。これにより、半導体パッケージ12と押さえ部18が接近する部分が、実施の形態1、2と比較して大幅に減少する。従って、半導体測定装置の構造に起因する半導体パッケージ上部の誘電率変化を低減することができるため、高周波特性の測定を高精度に行うことができる。   The pressing portion 18 has a trapezoidal concave portion 20 at the tip portion. Four sides of the inner wall of the recess 20 and the upper surface of the semiconductor package 12 are in contact with each other. As a result, the portion where the semiconductor package 12 and the pressing portion 18 approach is significantly reduced as compared with the first and second embodiments. Therefore, since the change in the dielectric constant of the upper part of the semiconductor package due to the structure of the semiconductor measuring device can be reduced, high-frequency characteristics can be measured with high accuracy.

また、押さえ部18による半導体パッケージ12の押さえ位置が固定されるため、半導体パッケージ12の裏面電極の位置が測定基板13のコンタクトパッド14に対して固定される。これにより、半導体パッケージの位置決めを作業者が事前に調整しなくても、安定した測定結果を得ることができる。   Further, since the pressing position of the semiconductor package 12 by the pressing portion 18 is fixed, the position of the back surface electrode of the semiconductor package 12 is fixed to the contact pad 14 of the measurement substrate 13. Thereby, a stable measurement result can be obtained even if the operator does not adjust the positioning of the semiconductor package in advance.

実施の形態4.
図5は、本発明の実施の形態4に係る半導体測定装置を示す断面図である。実施の形態1と同様の構成については説明を省略し、相違点についてのみ説明する。
Embodiment 4 FIG.
FIG. 5 is a cross-sectional view showing a semiconductor measurement apparatus according to Embodiment 4 of the present invention. A description of the same configuration as that of the first embodiment will be omitted, and only differences will be described.

装置本体17が接地されている。この装置本体17と電気的に接続された押さえ部18は金属製である。また、押さえ部18の長さは測定周波数の波長の1/4である。これにより、半導体パッケージの上部は電気的に開放状態となり、高周波特性の測定において半導体測定装置の影響が無い状態が実現される。従って、測定前の校正条件と同様の条件で測定を実施できるため、高周波特性の測定を高精度に行うことができる。   The apparatus main body 17 is grounded. The pressing portion 18 electrically connected to the apparatus main body 17 is made of metal. Moreover, the length of the holding | suppressing part 18 is 1/4 of the wavelength of a measurement frequency. Thereby, the upper part of the semiconductor package is electrically opened, and a state in which there is no influence of the semiconductor measuring device in the measurement of the high frequency characteristics is realized. Therefore, since the measurement can be performed under the same conditions as the calibration conditions before the measurement, the high-frequency characteristics can be measured with high accuracy.

実施の形態5.
図6は、本発明の実施の形態5に係る半導体測定装置を示す断面図である。キャリア11上に、半導体パッケージ12の高周波特性を測定する測定基板13が設けられている。測定基板13上にはコンタクトパッド14と真空吸着用穴21が設けられている。真空吸着用穴21により半導体パッケージ12を測定基板13に真空吸着して、半導体パッケージ12の裏面電極と測定基板13上のコンタクトパッド14を電気的に接触させた状態で測定が行われる。
Embodiment 5 FIG.
FIG. 6 is a sectional view showing a semiconductor measuring apparatus according to the fifth embodiment of the present invention. On the carrier 11, a measurement substrate 13 for measuring the high frequency characteristics of the semiconductor package 12 is provided. A contact pad 14 and a vacuum suction hole 21 are provided on the measurement substrate 13. The measurement is performed in a state where the semiconductor package 12 is vacuum-sucked to the measurement substrate 13 by the vacuum suction hole 21 and the back electrode of the semiconductor package 12 and the contact pad 14 on the measurement substrate 13 are in electrical contact.

真空吸着用穴21の部分では測定基板13の誘電性材料が一部欠損しているため、半導体パッケージ12の直下の誘電率が減少し、高周波特性の測定結果への影響が懸念される。そこで、真空吸着用穴21の内部に、測定基板13よりも誘電率が高い高誘電率材料22を設ける。これにより、真空吸着用穴21による誘電率変化を補償することができる。従って、半導体測定装置の構造に起因する半導体パッケージ上部の誘電率変化を低減することができるため、高周波特性の測定を高精度に行うことができる。   Since a portion of the dielectric material of the measurement substrate 13 is missing at the vacuum suction hole 21, the dielectric constant immediately below the semiconductor package 12 is reduced, and there is a concern about the influence on the measurement result of the high frequency characteristics. Therefore, a high dielectric constant material 22 having a dielectric constant higher than that of the measurement substrate 13 is provided inside the vacuum suction hole 21. Thereby, the dielectric constant change by the vacuum suction hole 21 can be compensated. Therefore, since the change in the dielectric constant of the upper part of the semiconductor package due to the structure of the semiconductor measuring device can be reduced, high-frequency characteristics can be measured with high accuracy.

実施の形態6.
図7は、本発明の実施の形態6に係る半導体測定装置を示す断面図である。実施の形態5と同様の構成については説明を省略し、相違点についてのみ説明する。
Embodiment 6 FIG.
FIG. 7 is a sectional view showing a semiconductor measuring apparatus according to the sixth embodiment of the present invention. A description of the same configuration as that of the fifth embodiment will be omitted, and only the difference will be described.

テープ23により、複数の半導体パッケージ12を連続的に支持する。ただし、テープ23の材質、幅、厚みを選択し、隣り合う半導体パッケージ12同士が電気的に干渉しないようにする。これにより、複数の半導体パッケージについて高周波特性の測定を連続して実施することができる。   The plurality of semiconductor packages 12 are continuously supported by the tape 23. However, the material, width, and thickness of the tape 23 are selected so that adjacent semiconductor packages 12 do not interfere electrically. Thereby, the measurement of a high frequency characteristic can be continuously implemented about a some semiconductor package.

実施の形態7.
図8は、本発明の実施の形態7に係る校正装置を示す断面図である。測定基板13上にコンタクトパッド14の代わりに校正基準24が設けられ、半導体パッケージ12の代わりにそれと同サイズの構造体25が用いられる。その他の構成は実施の形態1に係る半導体測定装置と同じである。
Embodiment 7 FIG.
FIG. 8 is a sectional view showing a calibration apparatus according to Embodiment 7 of the present invention. A calibration reference 24 is provided on the measurement substrate 13 instead of the contact pad 14, and a structure 25 having the same size is used instead of the semiconductor package 12. Other configurations are the same as those of the semiconductor measuring apparatus according to the first embodiment.

図9は、マイクロストリップ線路を用いたSパラメータ測定用の校正基準を示す模式図である。校正基準として、スルー標準器T、リフレクト標準器R、ライン標準器Lを用いる。   FIG. 9 is a schematic diagram showing a calibration standard for S parameter measurement using a microstrip line. A through standard T, a reflect standard R, and a line standard L are used as calibration standards.

本実施の形態7では、上記の校正装置を用いてTRL校正を行った後に、実施の形態1に係る半導体測定装置を用いて半導体パッケージのSパラメータを測定する。即ち、校正装置として半導体測定装置と同じ構造体の内部に校正基準を作り込んだものを用いる。これにより、校正条件と測定条件を近づけることができるため、Sパラメータの測定を高精度に行うことができる。   In the seventh embodiment, after the TRL calibration is performed using the calibration device described above, the S parameter of the semiconductor package is measured using the semiconductor measurement device according to the first embodiment. That is, a calibration device in which a calibration standard is built in the same structure as the semiconductor measurement device is used. As a result, the calibration condition and the measurement condition can be brought close to each other, so that the S parameter can be measured with high accuracy.

なお、上記の例では、実施の形態1に係る半導体測定装置を用いる場合について説明した。しかし、これに限らず、実施の形態2〜4に係る半導体測定装置を用いてもよい。ただし、校正装置として半導体測定装置と同じ構造体の内部に校正基準を作り込んだものを用いる必要がある。   In the above example, the case where the semiconductor measuring apparatus according to the first embodiment is used has been described. However, the present invention is not limited to this, and the semiconductor measuring apparatus according to the second to fourth embodiments may be used. However, it is necessary to use a calibration device in which a calibration standard is built in the same structure as the semiconductor measurement device.

また、従来は、校正に際して、入出力ポート間のアイソレーションは無視していた。しかし、半導体測定装置の校正部品が入出力ポート付近に接近しているために、入出力ポート間のアイソレーションに影響を与えていると考えられる。そこで、入出力ポート間のアイソレーションついても校正を実施することで、更なる測定の高精度化が期待される。   Conventionally, isolation between input and output ports has been ignored during calibration. However, since the calibration component of the semiconductor measuring device is close to the input / output port, it is considered that the isolation between the input / output ports is affected. Therefore, further improvement in measurement accuracy is expected by performing calibration for the isolation between the input and output ports.

実施の形態8.
図10は、本発明の実施の形態8に係る半導体測定装置を示す断面図である。キャリア11上に、半導体パッケージ12の高周波特性を測定する測定基板13が設けられている。測定基板13上にはコンタクトパッド14が設けられている。コンタクトパッド14は、外部との信号の入出力を行うためのコネクタ15に接続されている。キャリア11及び測定基板13の周囲は側板16で囲われている。半導体パッケージ12が配置される位置に開口を有する樹脂製の位置決めガイド26が測定基板13上に設けられている。この開口に嵌合するように樹脂製の押さえ部18が設けられている。この押さえ部18により半導体パッケージ12を測定基板13に押し付けて、半導体パッケージ12の裏面電極と測定基板13上のコンタクトパッド14を電気的に接触させた状態で測定が行われる。
Embodiment 8 FIG.
FIG. 10 is a sectional view showing a semiconductor measuring apparatus according to the eighth embodiment of the present invention. On the carrier 11, a measurement substrate 13 for measuring the high frequency characteristics of the semiconductor package 12 is provided. A contact pad 14 is provided on the measurement substrate 13. The contact pad 14 is connected to a connector 15 for inputting / outputting signals from / to the outside. The periphery of the carrier 11 and the measurement substrate 13 is surrounded by a side plate 16. A resin positioning guide 26 having an opening at a position where the semiconductor package 12 is disposed is provided on the measurement substrate 13. A resin holding portion 18 is provided so as to fit into the opening. The measurement is performed in a state in which the semiconductor package 12 is pressed against the measurement substrate 13 by the pressing portion 18 and the back electrode of the semiconductor package 12 and the contact pad 14 on the measurement substrate 13 are in electrical contact.

本実施の形態8では、実施の形態7と同様に、校正装置として半導体測定装置と同じ構造体の内部に校正基準を作り込んだものを用いる。これにより、実施の形態7と同様に、校正条件と測定条件を近づけることができるため、Sパラメータの測定を高精度に行うことができる。   In the eighth embodiment, as in the seventh embodiment, a calibration device in which a calibration reference is built in the same structure as the semiconductor measurement device is used. As a result, the calibration condition and the measurement condition can be brought close to each other as in the seventh embodiment, so that the S parameter can be measured with high accuracy.

実施の形態9.
図11は、本発明の実施の形態9に係る半導体測定装置を示す断面図である。半導体パッケージ12が配置される位置に開口を有する樹脂製の位置決めガイド26が測定基板13上に設けられている。その他の構成は実施の形態5と同様である。
Embodiment 9 FIG.
FIG. 11 is a sectional view showing a semiconductor measuring apparatus according to the ninth embodiment of the present invention. A resin positioning guide 26 having an opening at a position where the semiconductor package 12 is disposed is provided on the measurement substrate 13. Other configurations are the same as those of the fifth embodiment.

本実施の形態9では、実施の形態7と同様に、校正装置として半導体測定装置と同じ構造体の内部に校正基準を作り込んだものを用いる。これにより、実施の形態7と同様に、校正条件と測定条件を近づけることができるため、Sパラメータの測定を高精度に行うことができる。   In the ninth embodiment, as in the seventh embodiment, a calibration device in which a calibration reference is built in the same structure as the semiconductor measurement device is used. As a result, the calibration condition and the measurement condition can be brought close to each other as in the seventh embodiment, so that the S parameter can be measured with high accuracy.

本発明の実施の形態1に係る半導体測定装置を示す断面図である。It is sectional drawing which shows the semiconductor measuring device which concerns on Embodiment 1 of this invention. 本発明の実施の形態2に係る半導体測定装置を示す断面図である。It is sectional drawing which shows the semiconductor measuring device which concerns on Embodiment 2 of this invention. 本発明の実施の形態3に係る半導体測定装置を示す断面図である。It is sectional drawing which shows the semiconductor measuring device which concerns on Embodiment 3 of this invention. 本発明の実施の形態3に係る半導体測定装置を示す上面図である。It is a top view which shows the semiconductor measuring apparatus which concerns on Embodiment 3 of this invention. 本発明の実施の形態4に係る半導体測定装置を示す断面図である。It is sectional drawing which shows the semiconductor measuring apparatus which concerns on Embodiment 4 of this invention. 本発明の実施の形態5に係る半導体測定装置を示す断面図である。It is sectional drawing which shows the semiconductor measuring apparatus which concerns on Embodiment 5 of this invention. 本発明の実施の形態6に係る半導体測定装置を示す断面図である。It is sectional drawing which shows the semiconductor measuring device which concerns on Embodiment 6 of this invention. 本発明の実施の形態7に係る校正装置を示す断面図である。It is sectional drawing which shows the calibration apparatus which concerns on Embodiment 7 of this invention. マイクロストリップ線路を用いたSパラメータ測定用の校正基準を示す模式図である。It is a schematic diagram which shows the calibration reference | standard for S parameter measurement using a microstrip line. 本発明の実施の形態8に係る半導体測定装置を示す断面図である。It is sectional drawing which shows the semiconductor measuring device which concerns on Embodiment 8 of this invention. 本発明の実施の形態9に係る半導体測定装置を示す断面図である。It is sectional drawing which shows the semiconductor measuring device which concerns on Embodiment 9 of this invention. 従来の半導体測定装置を示す断面図である。It is sectional drawing which shows the conventional semiconductor measuring apparatus. 従来の半導体測定装置を用いて測定した場合と、同一の測定基板上に半導体パッケージをハンダ実装して測定した場合のSパラメータの測定結果を示す図である。It is a figure which shows the measurement result of the S parameter at the time of measuring using the conventional semiconductor measuring device, and when measuring by solder-mounting a semiconductor package on the same measurement board | substrate.

符号の説明Explanation of symbols

12 半導体パッケージ
13 測定基板
17 装置本体
18 押さえ部
19 空洞部
20 凹部
21 真空吸着用穴
22 高誘電率材料
23 テープ
24 校正基準
12 Semiconductor Package 13 Measurement Substrate 17 Device Main Body 18 Holding Part 19 Cavity 20 Recess 21 Vacuum Suction Hole 22 High Permittivity Material 23 Tape 24 Calibration Standard

Claims (2)

半導体パッケージの高周波特性を測定する測定基板と、
前記半導体パッケージを前記測定基板に押し付ける押さえ部とを有し、
前記押さえ部は先端部分に断面が台形状の凹部を有し、前記凹部の傾斜した内壁と前記半導体パッケージの上面の4辺が接触することを特徴とする半導体測定装置。
A measurement board for measuring high-frequency characteristics of a semiconductor package;
A pressing portion that presses the semiconductor package against the measurement substrate;
The holding part has a recess having a trapezoidal cross section at the tip, and the inclined inner wall of the recess and the four sides of the upper surface of the semiconductor package are in contact with each other .
前記押さえ部は、前記半導体パッケージの上面の4辺のみに接触することを特徴とする請求項1に記載の半導体測定装置。  The semiconductor measuring apparatus according to claim 1, wherein the pressing portion contacts only four sides of the upper surface of the semiconductor package.
JP2007055156A 2007-03-06 2007-03-06 Semiconductor measuring equipment Expired - Fee Related JP4807283B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007055156A JP4807283B2 (en) 2007-03-06 2007-03-06 Semiconductor measuring equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007055156A JP4807283B2 (en) 2007-03-06 2007-03-06 Semiconductor measuring equipment

Publications (2)

Publication Number Publication Date
JP2008216093A JP2008216093A (en) 2008-09-18
JP4807283B2 true JP4807283B2 (en) 2011-11-02

Family

ID=39836300

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007055156A Expired - Fee Related JP4807283B2 (en) 2007-03-06 2007-03-06 Semiconductor measuring equipment

Country Status (1)

Country Link
JP (1) JP4807283B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6601306B2 (en) * 2016-04-25 2019-11-06 三菱電機株式会社 Measuring device, measuring method of semiconductor element

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0727821A (en) * 1993-07-14 1995-01-31 Mitsubishi Electric Corp Semiconductor product evaluation equipment
JPH10253702A (en) * 1997-03-10 1998-09-25 Toshiba Corp High frequency IC measurement jig
JP2005127912A (en) * 2003-10-24 2005-05-19 Murata Mfg Co Ltd Electric characteristic measuring instrument

Also Published As

Publication number Publication date
JP2008216093A (en) 2008-09-18

Similar Documents

Publication Publication Date Title
CN109655770B (en) Differential Magnetic Field Probes
US20090309679A1 (en) Connection method and substrate
CN103762400B (en) A kind of method and circuit transmission structure using substrate integration wave-guide connection circuit structure
US7173433B2 (en) Circuit property measurement method
US9347800B2 (en) Sensor and sensor element
US7825677B2 (en) Test jig for testing a packaged high frequency semiconductor device
JP4807283B2 (en) Semiconductor measuring equipment
JP2016200652A (en) Connection jig for light modulator
US10950920B2 (en) Transition between a tubular waveguide body and an external planar connection portion through a planar matching ridge in the waveguide body
US8860450B2 (en) Apparatus and method for terminating probe apparatus of semiconductor wafer
US9347980B2 (en) Radio frequency characteristics measurement jig device
KR20160015709A (en) filter measurement jig
KR100714569B1 (en) Semiconductor Integrated Circuit Tester
JP4485985B2 (en) Dielectric property measuring method and conductivity measuring method
JPH0262064A (en) ceramic package
JP2014204164A (en) Transmission line, amplifier circuit device, and transmission line manufacturing method
JP6307801B2 (en) High-frequency device, high-frequency device inspection method
JPH07311220A (en) High frequency probe for measuring electrical characteristics of semiconductor packages
JP7011806B2 (en) Dielectric material evaluation device
JP2003133815A (en) Coaxial waveguide converter
JP5782824B2 (en) High frequency characteristic measuring device
JP5675461B2 (en) Probe, measuring device, and circuit board
JP2005127912A (en) Electric characteristic measuring instrument
JP2010008275A (en) Transmission line board and measuring device of high-frequency component
TWI550817B (en) Semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100222

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110523

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110531

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110630

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110719

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110801

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140826

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4807283

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees