Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4849312B2 - Polishing method and semiconductor device manufacturing method using the polishing method - Google Patents
[go: Go Back, main page]

JP4849312B2 - Polishing method and semiconductor device manufacturing method using the polishing method - Google Patents

Polishing method and semiconductor device manufacturing method using the polishing method Download PDF

Info

Publication number
JP4849312B2
JP4849312B2 JP2005358635A JP2005358635A JP4849312B2 JP 4849312 B2 JP4849312 B2 JP 4849312B2 JP 2005358635 A JP2005358635 A JP 2005358635A JP 2005358635 A JP2005358635 A JP 2005358635A JP 4849312 B2 JP4849312 B2 JP 4849312B2
Authority
JP
Japan
Prior art keywords
polishing
substrate
temperature
rate
holding table
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2005358635A
Other languages
Japanese (ja)
Other versions
JP2007160451A (en
Inventor
正和 岡田
英二 松川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nikon Corp
Original Assignee
Nikon Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nikon Corp filed Critical Nikon Corp
Priority to JP2005358635A priority Critical patent/JP4849312B2/en
Publication of JP2007160451A publication Critical patent/JP2007160451A/en
Application granted granted Critical
Publication of JP4849312B2 publication Critical patent/JP4849312B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Description

本発明は、基板の表面を平坦研磨する研磨方法に関する。また本発明は、この研磨方法を用いた半導体デバイス製造方法に関する。 The present invention relates to a polishing method for flatly polishing a surface of a substrate. The present invention also relates to a semiconductor device manufacturing method using this polishing method.

従来、半導体ウエハ等の基板の表面を平坦化する研磨装置として、基板を保持する基板保持台と、この基板保持台に対向するように設置された研磨工具とを備え、これら基板保持台と研磨工具との双方を回転させた状態で研磨工具の研磨面(研磨パッド)を基板に押し付けるとともに、これら双方を接触面の面内方向に揺動させて基板を研磨する構成のものが知られている。また、このような機械的な研磨に加え、研磨パッドと基板との接触面に研磨液を供給して研磨液の化学的作用により基板表面の研磨を促進させるCMP(Chemical Mechanical Polishing;化学的機械的研磨)装置も知られている(例えば、下記の特許文献参照)。   Conventionally, as a polishing apparatus for flattening the surface of a substrate such as a semiconductor wafer, the substrate holding table for holding the substrate and a polishing tool installed so as to face the substrate holding table are provided. It is known that the polishing surface (polishing pad) of the polishing tool is pressed against the substrate while both the tool and the tool are rotated, and the substrate is polished by swinging both of them in the in-plane direction of the contact surface. Yes. In addition to such mechanical polishing, CMP (Chemical Mechanical Polishing) that supplies polishing liquid to the contact surface between the polishing pad and the substrate and promotes polishing of the substrate surface by the chemical action of the polishing liquid. A mechanical polishing apparatus is also known (see, for example, the following patent document).

基板の表面研磨を行う目的は、基板の表面を全体として平坦なものにするとともに、基板表面の局所的な凹凸を均して(均一なものとして)基板表面を所望の形状にすること、すなわち平坦性と均一性とを同時に満たした基板を生成することにあり、そのためには、基板の回転速度、研磨工具の回転速度、基板と研磨工具との間の接触圧、基板に対する研磨工具の揺動速度等の研磨条件を最適なものに設定して研磨を行う必要がある。
特開2001−62706号公報 特開2002−217141号公報
The purpose of polishing the surface of the substrate is to make the surface of the substrate flat as a whole, and to level the local unevenness of the substrate surface (to make it uniform), so that the substrate surface has a desired shape. The purpose is to produce a substrate that satisfies both flatness and uniformity simultaneously. For this purpose, the rotation speed of the substrate, the rotation speed of the polishing tool, the contact pressure between the substrate and the polishing tool, the fluctuation of the polishing tool with respect to the substrate, and the like. It is necessary to perform polishing while setting polishing conditions such as dynamic speed to an optimum one.
JP 2001-62706 A JP 2002-217141 A

上記のような基板の表面研磨において、基板の表面を単位時間当たりに削ることのできる量、すなわち研磨速度は基板の生産性(スループット)に影響を与える重要な要素であるが、この研磨速度は研磨パッドが同じで上記研磨条件が一定であっても変動する(ばらつきがある)ものであり、連続研磨開始当初の研磨速度に対する研磨速度の割合(以下、これを研磨速度の変化率と称する)は、研磨継続時間が比較的小さい間では顕著に増大する傾向にある。このため、研磨継続時間に基づいて現在の基板の表面形状を推測したり、研磨パッドの交換時期等を予測したりなどすることは難しく、効率のよい研磨を妨げる要因ともなっていた。   In the surface polishing of the substrate as described above, the amount that the surface of the substrate can be scraped per unit time, that is, the polishing rate is an important factor that affects the productivity (throughput) of the substrate. The polishing pad is the same and fluctuates (varies) even if the above polishing conditions are constant. The ratio of the polishing rate to the initial polishing rate at the start of continuous polishing (hereinafter referred to as the rate of change in polishing rate). Tends to increase significantly while the polishing duration is relatively small. For this reason, it is difficult to estimate the surface shape of the current substrate based on the polishing continuation time or to predict the replacement timing of the polishing pad, which has been a factor that hinders efficient polishing.

本発明は、このような問題に鑑みてなされたものであり、研磨継続時間に対する研磨速度の変化率を小さく抑えることが可能な研磨方法を提供することを目的としている。また本発明は、このような研磨方法を用いた半導体デバイスの製造方法を提供することを目的としている。 The present invention has been made in view of such problems, and an object of the present invention is to provide a polishing method capable of suppressing the rate of change of the polishing rate with respect to the polishing duration time. Another object of the present invention is to provide a semiconductor device manufacturing method using such a polishing method.

本発明者は上記問題に鑑みて鋭意研究を重ねた結果、基板保持台の温度を変えると研磨継続時間に対する研磨速度の変化率が変化することを見出し、本発明をなすに至った。すなわち本発明に係る研磨方法は、基板を基板保持台に保持し、基板保持台に対向させて設置した研磨工具を基板に接触させるとともに基板保持台及び研磨工具を相対移動させて基板の表面の研磨を行う研磨方法において、基板保持台の温度を変化させ、各温度において複数の基板を研磨した際の研磨速度を測定し、基板保持台の温度と研磨継続時間に対する研磨速度の変化率との関係を求めたデータを予め取得その研磨継続時間に対する研磨速度の変化率の基板保持台の温度依存性に基づいて基板保持台の温度を選択し、基板保持台の温度をその選択した温度に保持した状態で基板の表面の研磨を行うものである。ここで、基板保持台の温度の調節は、基板保持台の内部に形成された液体流路に温度調節を施した液体を供給することによって行われることが好ましい。また、選択した基板保持台の温度は、研磨継続時間に対する研磨速度の変化率が所定の範囲内になる温度であることが好ましい。なお、上記研磨速度の変化率とは、連続研磨開始当初の研磨速度に対する研磨速度の変化量の割合をいう。 As a result of intensive studies in view of the above problems, the present inventor has found that the rate of change of the polishing rate with respect to the polishing duration changes when the temperature of the substrate holding table is changed, leading to the present invention. That is, in the polishing method according to the present invention, the substrate is held on the substrate holding table, the polishing tool installed facing the substrate holding table is brought into contact with the substrate, and the substrate holding table and the polishing tool are moved relative to each other on the surface of the substrate. In the polishing method for performing polishing, the temperature of the substrate holder is changed, the polishing rate when polishing a plurality of substrates at each temperature is measured, and the change rate of the polishing rate with respect to the temperature of the substrate holder and the polishing duration time previously obtained data of the obtained relation, and select the temperature of the substrate holder based on the temperature dependence of the rate of change of the substrate holder of the polishing rate of the polishing duration was the selection of the temperature of the substrate holder temperature In this state, the surface of the substrate is polished. Here, the temperature of the substrate holder is preferably adjusted by supplying a temperature-adjusted liquid to a liquid channel formed in the substrate holder. Further, the temperature of the selected substrate holder is preferably a temperature at which the rate of change of the polishing rate with respect to the polishing duration is within a predetermined range. The rate of change in the polishing rate refers to the ratio of the amount of change in the polishing rate relative to the initial polishing rate at the start of continuous polishing.

また、本発明に係る半導体デバイス製造方法は、上記基板が半導体ウエハであり、上記本発明に係る研磨方法を用いて前記半導体ウエハの表面を平坦化する工程を有するThe semiconductor device manufacturing method according to the present invention, the substrate is a semiconductor wafer, to have a step of flattening the surface of the semiconductor wafer using the polishing method according to the present invention.

本発明に係る研磨方法によれば、研磨継続時間に対する研磨速度の変化率を小さく抑えることが可能である。   According to the polishing method of the present invention, it is possible to keep the rate of change of the polishing rate with respect to the polishing duration time small.

また、本発明に係る半導体デバイス製造方法によれば、製造される半導体デバイスの歩留まりを向上させることができるFurther, according to the semiconductor device manufacturing method according to the present invention, as possible it is possible to improve the yield of the manufactured semiconductor device.

以下、図面を参照して本発明の好ましい実施形態について説明する。図1は本発明に係る研磨方法の実施に適した研磨装置の一例としてのCMP装置1を示している。このCMP装置1において、研磨対象となる基板(例えば半導体ウエハ)50を保持する円盤状の基板保持台4は、下方に延びた中空円筒状の支柱部4aを有しており、この支柱部4aは基台2の円筒形内周面2aとの間に設けられた複数のベアリング3によって回転自在に支持されている。支柱部4aは制御装置30から作動制御される基板保持台作動機構21(この基板保持台作動機構21は図示しない電動モータ等を有して構成される)によって上下軸まわりに回転させることが可能であり、これにより基板保持台4を水平面内で回転させることが可能である。   Hereinafter, preferred embodiments of the present invention will be described with reference to the drawings. FIG. 1 shows a CMP apparatus 1 as an example of a polishing apparatus suitable for carrying out the polishing method according to the present invention. In this CMP apparatus 1, a disk-like substrate holding table 4 for holding a substrate (for example, a semiconductor wafer) 50 to be polished has a hollow cylindrical column portion 4a extending downward, and this column portion 4a. Is rotatably supported by a plurality of bearings 3 provided between the base 2 and the cylindrical inner peripheral surface 2a. The column portion 4a can be rotated around the vertical axis by a substrate holding table operating mechanism 21 that is controlled by the control device 30 (this substrate holding table operating mechanism 21 includes an electric motor (not shown)). Thus, the substrate holder 4 can be rotated in a horizontal plane.

基板保持台4の上方には下面に研磨パッド11を有した研磨工具10が配置されている。研磨工具10は制御装置30から作動制御される研磨工具作動機構22(この研磨工具作動機構22は図示しない電動モータ等を有して構成される)によって水平面内移動、上下方向移動、上下軸まわりの回転作動が可能である。研磨パッド11はポリウレタン等を材料とするシート状の部材であり、粘着テープ等によって研磨工具10の下面に着脱自在に取付けられる。このCMP装置1では図1に示すように、研磨パッド11の直径は基板50の直径よりも小さい寸法となっている。   A polishing tool 10 having a polishing pad 11 on the lower surface is disposed above the substrate holding table 4. The polishing tool 10 is moved in a horizontal plane, moved in the vertical direction, and moved around the vertical axis by a polishing tool operating mechanism 22 that is controlled by a control device 30 (this polishing tool operating mechanism 22 includes an electric motor (not shown)). Can be rotated. The polishing pad 11 is a sheet-like member made of polyurethane or the like, and is detachably attached to the lower surface of the polishing tool 10 with an adhesive tape or the like. In the CMP apparatus 1, the diameter of the polishing pad 11 is smaller than the diameter of the substrate 50 as shown in FIG.

基板保持台4の内部には、基板50を基板保持台4の上面(以下、基板保持面5と称する)に吸着保持するための内部真空管路6が設けられている。この内部真空管路6は基板保持台4の内部を水平(基板保持面5に対して平行)かつ基板保持面5の中心部から放射状に延びるように設けられた複数の水平管路6aと、各水平管路6aから上方に延び、基板保持面5に開口するように設けられた複数の垂直管路6bと、基板保持台4の中心部を上下方向に延びて各水平管路6aに連通する連通管路6cとからなっており、連通管路6cは支柱部4aの内部空間内を上下方向に延びた外部真空管路7の一端部に接続されている。外部真空管路7の他端部は支柱部4aの下部に設けられたロータリージョイント4bを介して基板保持台4の外部に延びており、基板保持台4の外部に設置された真空発生装置23に繋がっている。これら内部真空管路6、外部真空管路7及び真空発生装置23は基板50を基板保持面5に吸着させる真空チャック機構を構成しており、制御装置30より真空発生装置23の作動制御を行い、外部真空管路7及び内部真空管路6を介して空気を吸引することにより、基板保持台4の基板保持面5に載置した基板50を真空吸着により基板保持台4に固定保持することができる。   Inside the substrate holding table 4, there is provided an internal vacuum line 6 for adsorbing and holding the substrate 50 on the upper surface of the substrate holding table 4 (hereinafter referred to as the substrate holding surface 5). The internal vacuum line 6 includes a plurality of horizontal lines 6a provided so as to be horizontal (parallel to the substrate holding surface 5) inside the substrate holding table 4 and to extend radially from the center of the substrate holding surface 5. A plurality of vertical pipelines 6b extending upward from the horizontal pipeline 6a and opened to the substrate holding surface 5 and a central portion of the substrate holding table 4 extend in the vertical direction and communicate with each horizontal pipeline 6a. The communication pipe 6c is connected to one end of the external vacuum pipe 7 extending in the vertical direction in the internal space of the support column 4a. The other end of the external vacuum pipe 7 extends to the outside of the substrate holding table 4 via a rotary joint 4b provided at the lower part of the support column 4a, and is connected to a vacuum generator 23 installed outside the substrate holding table 4. It is connected. The internal vacuum line 6, the external vacuum line 7 and the vacuum generator 23 constitute a vacuum chuck mechanism for adsorbing the substrate 50 to the substrate holding surface 5. The controller 30 controls the operation of the vacuum generator 23, and By sucking air through the vacuum line 7 and the internal vacuum line 6, the substrate 50 placed on the substrate holding surface 5 of the substrate holding table 4 can be fixedly held on the substrate holding table 4 by vacuum suction.

また、基板保持台4の内部には冷却水の通路である冷却液流路8が設けられている。この冷却液流路8は基板保持台4の中心近傍を上方に延びて設けられた冷却液供給路8aと、この冷却液供給路8aの上端部と繋がり、水平(基板保持面5に対して平行)かつ基板保持面5の半径方向外方に延びて設けられた冷却液拡散路8bと、この冷却液拡散路8bの半径方向外方端部から下方に延びた後、冷却液拡散路8bの下部を水平かつ基板保持面5の半径方向内方に延び、更に基板保持台4の中心近傍を下方に延びて設けられた冷却液戻り路8cとからなる。冷却液供給路8aは支柱部4aの内部空間内を上下方向に延びた外部供給路9aの一端部に接続されており、冷却液戻り路8cは同じく支柱部4aの内部空間内を上下方向に延びた外部戻り路9cの一端部に接続されている。これら外部供給路9a及び外部戻り路9cそれぞれの他端部はロータリージョイント4bを介して基板保持台4の外部に延びており、基板保持台4の外部に設置された冷却液供給装置25に繋がっている。   In addition, a coolant flow path 8 that is a coolant passage is provided inside the substrate holding table 4. The coolant flow path 8 is connected to a coolant supply path 8 a provided extending upward in the vicinity of the center of the substrate holder 4 and the upper end of the coolant supply path 8 a, and is horizontal (with respect to the substrate holding surface 5). Parallel) and extending outward in the radial direction of the substrate holding surface 5, and the cooling liquid diffusion path 8b extending downward from the radially outer end of the cooling liquid diffusion path 8b. The cooling liquid return path 8c is provided so as to extend horizontally inward in the radial direction of the substrate holding surface 5 and further extend downward in the vicinity of the center of the substrate holding table 4. The coolant supply path 8a is connected to one end of an external supply path 9a extending in the vertical direction in the internal space of the support column 4a, and the coolant return path 8c is also used in the vertical direction of the internal space of the support column 4a. It is connected to one end of the extended external return path 9c. The other end of each of the external supply path 9a and the external return path 9c extends to the outside of the substrate holding table 4 via the rotary joint 4b, and is connected to a coolant supply device 25 installed outside the substrate holding table 4. ing.

冷却液拡散路8bは図2に示すように同心円状に設けられた複数の円形流路8p1,8p2,・・・,8p5とこれら円形流路8p1,8p2,・・・,8p5の隣接するもの同士を連通するように半径方向に延びて設けられた複数の連通流路8q,8q,・・・とからなっている。冷却液供給装置25から外部供給路9a内に圧送供給された冷却液は基板保持台4の内部を延びた冷却液供給路8aを通って基板保持台4の中心部に開口した冷却液流入口8sから冷却液拡散路8b内に流入した後、基板保持台4の上下軸まわりの回転に伴う遠心力を受けて、半径方向外方に(最も外側の円形流路8p5に向かって)拡散するように流れる。そして、最も外側の円形流路8p5にまで流れ着いた冷却水は、この流路8p5中に開口した複数の冷却液流出口8tから冷却液戻り路8c内に入り、外部戻り路9cから冷却液供給装置25に戻される。 As shown in FIG. 2, the coolant diffusion path 8b has a plurality of concentric circular flow paths 8p 1 , 8p 2 ,..., 8p 5 and these circular flow paths 8p 1 , 8p 2 ,. 8p 5 of a plurality of the between the adjacent ones provided extending radially so as to communicate the communication passage 8q, 8q, consists with .... The coolant supplied by pressure from the coolant supply device 25 into the external supply path 9 a passes through the coolant supply path 8 a extending through the substrate holding table 4 and opens to the center of the substrate holding table 4. after flowing into the coolant diffusion path 8b from 8s, it receives a centrifugal force due to rotation about the vertical axis of the substrate holder 4, radially outwardly (most outwardly of the circular passage 8p 5) spreading To flow. Then, the cooling water that has flown to the outermost circular flow path 8p 5 enters the cooling liquid return path 8c from the plurality of cooling liquid outlets 8t opened in the flow path 8p 5 and cools from the external return path 9c. It is returned to the liquid supply device 25.

ここで、冷却液供給装置25による冷却液の圧送供給制御は制御装置30から行うことができるが、冷却液供給装置25が圧送供給する冷却液の温度調節も制御装置30から行うことができ、基板保持台4の温度を所望の温度に保持することが可能である。すなわちこのCMP装置1では、基板保持台4の内部に形成された冷却液流路8に温度調節を施した冷却液を供給することにより、基板保持台4の温度を(ひいては基板50の温度を)所望に調節することが可能な構成になっている。   Here, the pressure supply control of the coolant by the coolant supply device 25 can be performed from the control device 30, but the temperature adjustment of the coolant supplied by the coolant supply device 25 can also be performed from the control device 30, It is possible to hold the temperature of the substrate holder 4 at a desired temperature. That is, in this CMP apparatus 1, the temperature of the substrate holding table 4 (and thus the temperature of the substrate 50 is adjusted) is supplied to the coolant flow path 8 formed in the substrate holding table 4 by adjusting the temperature. ) It can be adjusted as desired.

研磨工具10の内部には上下方向に延びた研磨液供給路12が設けられている(図1参照)。この研磨液供給路12は研磨工具10の外部に設けられた研磨液供給装置24と図示しない管路によって繋がっており、制御装置30より研磨液供給装置24を作動させることにより、研磨液供給路12を介して研磨液を研磨パッド11の下面に供給することができるようになっている。   A polishing liquid supply path 12 extending in the vertical direction is provided inside the polishing tool 10 (see FIG. 1). The polishing liquid supply path 12 is connected to a polishing liquid supply apparatus 24 provided outside the polishing tool 10 by a pipe line (not shown), and the polishing liquid supply path 24 is operated by the controller 30 by operating the polishing liquid supply apparatus 24. The polishing liquid can be supplied to the lower surface of the polishing pad 11 via 12.

このようなCMP装置1において基板50の表面を研磨するには、内部真空管路6、外部真空管路7及び真空発生装置23からなる前述の真空チャック機構によって基板50を基板保持台4の基板保持面5に吸着保持した後、制御装置30から基板保持台作動機構21の作動制御を行って基板保持台4を水平面内で回転させるとともに、同じく制御装置30から研磨工具作動機構22の作動制御を行って研磨工具10を基板50の上方に移動させ、上下軸回りに回転させる。そして、制御装置30から冷却液供給装置25の作動制御を行って冷却液流路8内に冷却液を供給し、基板保持台4の温度が所望の温度に保持されるようになったら、研磨工具10を降下させて研磨パッド11を基板50の表面(被研磨面)51に接触させるとともに、研磨工具10を水平方向、すなわち研磨パッド11と基板50の表面51との接触面に平行な方向に揺動させる。また、基板50の研磨中には制御装置30より研磨液供給装置24の作動制御を行って、研磨工具10内の研磨液供給路12から研磨パッド11の下面に(すなわち研磨パッド11と基板50との接触面に)研磨液が供給されるようにする。これにより基板50の表面51は平坦に研磨される。   In order to polish the surface of the substrate 50 in such a CMP apparatus 1, the substrate 50 is held on the substrate holding surface of the substrate holding table 4 by the above-described vacuum chuck mechanism including the internal vacuum line 6, the external vacuum line 7 and the vacuum generator 23. Then, the control device 30 controls the operation of the substrate holding table operating mechanism 21 to rotate the substrate holding table 4 in the horizontal plane, and the control device 30 also controls the operation of the polishing tool operating mechanism 22. Then, the polishing tool 10 is moved above the substrate 50 and rotated about the vertical axis. Then, the operation of the cooling liquid supply device 25 is controlled from the control device 30 to supply the cooling liquid into the cooling liquid flow path 8, and when the temperature of the substrate holding table 4 is maintained at a desired temperature, polishing is performed. The tool 10 is lowered to bring the polishing pad 11 into contact with the surface (surface to be polished) 51 of the substrate 50, and the polishing tool 10 is placed in the horizontal direction, that is, the direction parallel to the contact surface between the polishing pad 11 and the surface 51 of the substrate 50. Rocks. Further, during polishing of the substrate 50, the control device 30 controls the operation of the polishing liquid supply device 24 so that the polishing liquid supply path 12 in the polishing tool 10 is placed on the lower surface of the polishing pad 11 (that is, the polishing pad 11 and the substrate 50. The polishing liquid is supplied to the contact surface. Thereby, the surface 51 of the substrate 50 is polished flat.

基板50の表面研磨を行う目的は、基板50の表面51を全体として平坦なものにするとともに、基板50の表面の局所的な凹凸を均して(均一なものとして)基板50の表面全体を所望の形状にすること、すなわち平坦性と均一性とを同時に満たした基板50を生成することにある。そして、そのためには、基板50の(基板保持台4の)回転速度、研磨工具10の回転速度、基板50と研磨工具10との間の接触圧、基板50に対する研磨工具10の揺動速度等の研磨条件を最適なものに設定して研磨を行う必要があるが、本発明に係る研磨方法では、研磨速度のばらつきを小さくして効率よい研磨を行うため、上記研磨条件に加えて、基板50を保持する基板保持台4の温度も研磨条件としている。   The purpose of surface polishing of the substrate 50 is to flatten the surface 51 of the substrate 50 as a whole, and to level out local unevenness on the surface of the substrate 50 (to make it uniform) The purpose is to produce a substrate 50 having a desired shape, that is, the flatness and the uniformity that are simultaneously satisfied. For that purpose, the rotation speed of the substrate 50 (of the substrate holder 4), the rotation speed of the polishing tool 10, the contact pressure between the substrate 50 and the polishing tool 10, the swinging speed of the polishing tool 10 with respect to the substrate 50, etc. However, in the polishing method according to the present invention, in order to perform efficient polishing by reducing the variation in the polishing rate, in addition to the above polishing conditions, a substrate is used. The temperature of the substrate holder 4 that holds 50 is also set as the polishing condition.

これは、基板保持台4の温度を変えると研磨継続時間に対する研磨速度の変化率が変化するという、本発明者が実験の結果見出した事実を用いたものである。ここでいう研磨速度とは、基板50全体の平均的な研磨速度を意味しており、基板50の半径方向にかけて研磨速度分布が存在する場合にはその平均値(例えば基板50の中心部における研磨速度と基板50の周辺部における研磨速度との平均値)などによって表すものとする。そして、研磨速度の変化率とは、(或る1枚の研磨パッド11についての)連続研磨開始当初の研磨速度に対する研磨速度の変化量の割合をいい、1枚目の基板50を研磨したときに算出された研磨速度がγ0であり、研磨速度の変化率の算出時における研磨速度がγであった場合には、研磨速度の変化率は、研磨速度の変化量Δγ(=γ−γ0)を用いて、Δγ/γ0と表すことができる。 This is based on the fact that the inventor found out as a result of an experiment that the rate of change of the polishing rate with respect to the polishing duration changes when the temperature of the substrate holder 4 is changed. The polishing rate here means an average polishing rate of the entire substrate 50. When there is a polishing rate distribution in the radial direction of the substrate 50, the average value (for example, polishing at the center of the substrate 50). The average value of the speed and the polishing speed at the periphery of the substrate 50). The rate of change of the polishing rate is the ratio of the amount of change in the polishing rate to the initial polishing rate (for a certain polishing pad 11) when the first substrate 50 is polished. When the polishing rate calculated in (1) is γ 0 and the polishing rate at the time of calculating the rate of change of the polishing rate is γ, the rate of change of the polishing rate is the amount of change Δγ (= γ−γ 0 ) can be expressed as Δγ / γ 0 .

上記のように、基板保持台4の温度によって研磨継続時間に対する研磨速度の変化率が変化することから、予め、基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータを取得しておき、この取得したデータに基づいて研磨速度の変化率を小さい値に抑えることができる基板保持台4の温度を選択し、基板保持台4の温度をその選択した温度に保持した状態で基板50の研磨を行うようにすれば、研磨継続時間(研磨した基板50枚数)によらず、ほぼ一定の研磨速度で基板50の研磨を行うことが可能となる。ここで上記「小さい値」は、例えば「2%以内」というような具体的な数値を定めてこれを基準とするようにするとよい。 As described above, since the rate of change of the polishing rate with respect to the polishing duration varies depending on the temperature of the substrate holder 4, the relationship between the temperature of the substrate holder 4 and the rate of change of the polishing rate with respect to the duration of polishing is shown in advance. Data is acquired, and based on the acquired data, the temperature of the substrate holder 4 that can suppress the rate of change of the polishing rate to a small value is selected, and the temperature of the substrate holder 4 is held at the selected temperature. if to perform polishing of the substrate 50 in a state, regardless of the polishing duration (number of polished substrate 50), it is possible to perform polishing of the substrate 50 at a substantially constant polishing rate. Here, for the “small value”, for example, a specific numerical value such as “within 2%” may be determined and used as a reference.

次に、本発明に係る研磨方法について図3〜図7を参照して説明する。本発明に係る研磨方法では、先ず、上述のように、基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータを取得する必要がある(図3の研磨方法の手順を示すメインフローに示すステップS1参照)。この関係データの取得は、メインフローにおけるサブルーチン(ステップS1)のフローである図4に示すように、先ず、n=1として(ステップS101)、n(=1)枚目の基板50(このステップS1で用いられる基板50はデータ取得用の試料である)をセットし(ステップS102)、その表面形状を計測した後(ステップS103)、基板保持台4の温度を一定に保持して基板50の所定時間の研磨を行い(ステップS104)、その後再び基板50の表面形状を計測する(ステップS105)。基板50の表面形状の計測には、基板50の表面にプローブを接触させてその凹凸形状を測定する接触型のものや、光を用いた非接触型のもの等を使用することができる。   Next, the polishing method according to the present invention will be described with reference to FIGS. In the polishing method according to the present invention, first, as described above, it is necessary to acquire data indicating the relationship between the temperature of the substrate holder 4 and the rate of change of the polishing rate with respect to the polishing duration (of the polishing method of FIG. 3). Step S1 shown in the main flow showing the procedure). As shown in FIG. 4 which is a flow of a subroutine (step S1) in the main flow, the relational data is acquired by first setting n = 1 (step S101) and the n (= 1) th substrate 50 (this step). The substrate 50 used in S1 is a sample for data acquisition) (step S102), and after measuring the surface shape (step S103), the temperature of the substrate holding table 4 is held constant, and the substrate 50 Polishing is performed for a predetermined time (step S104), and then the surface shape of the substrate 50 is measured again (step S105). For the measurement of the surface shape of the substrate 50, a contact type in which a probe is brought into contact with the surface of the substrate 50 to measure the uneven shape, a non-contact type using light, or the like can be used.

ステップS105が終了したら、所定枚数(予め定めておいた研磨継続時間に相当する枚数)の基板50についての研磨が終了したか否かの判断を行う(ステップS106)。そして、所定枚数の基板50についての研磨が終了していないときにはn=n+1として(ステップS107)、ステップS102に戻り、所定枚数の基板50についての研磨が終了したときには研磨した基板50の枚数ごとに研磨速度を算出する(ステップS108)。そして、予定していた全ての温度についてのデータを取得したか否か、すなわちデータが十分揃ったか否かの判断を行い(ステップS109)、データが十分に揃っていないときには基板保持台4の設定温度を変更したうえで(ステップS110)、ステップS101に戻り、データが十分に揃ったのであれば、ステップS108で得られた各温度についてのデータから基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータを作成し(ステップS111)、一連の処理を終了する。   When step S105 is completed, it is determined whether or not the polishing of a predetermined number of substrates 50 (the number corresponding to a predetermined polishing duration) has been completed (step S106). Then, when the polishing of the predetermined number of substrates 50 is not completed, n = n + 1 is set (step S107), and the process returns to step S102, and when the polishing of the predetermined number of substrates 50 is completed, the number of the polished substrates 50 is increased. A polishing rate is calculated (step S108). Then, it is determined whether or not the data for all the planned temperatures has been acquired, that is, whether or not the data is sufficient (step S109). If the data is not sufficient, the setting of the substrate holder 4 is set. After changing the temperature (step S110), the process returns to step S101, and if the data is sufficiently prepared, the polishing for the temperature of the substrate holder 4 and the polishing duration time from the data for each temperature obtained in step S108. Data indicating the relationship with the rate of change in speed is created (step S111), and a series of processing ends.

図5〜図7は、このステップS1の手順において得られるデータの一例を示すものであり(試料とした基板50の数はn=49)、図5は研磨した基板の枚数ごとの研磨速度を基板保持台4の温度に対応させて表したデータ(ステップS108を繰り返して得られるデータ)、図6に示すグラフは、図5に示される結果に基づいて得られた、基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータ(ステップS111において得られるデータ)である。また、図7は全ての試料(基板50)を研磨し終わった時点で図6のグラフから読取った、研磨速度の変化率の最大値である。   5 to 7 show an example of data obtained in the procedure of step S1 (the number of substrates 50 used as a sample is n = 49). FIG. 5 shows the polishing rate for each number of polished substrates. Data expressed in correspondence with the temperature of the substrate holder 4 (data obtained by repeating step S108), the graph shown in FIG. 6 is the temperature of the substrate holder 4 obtained based on the result shown in FIG. And data indicating the relationship between the polishing rate change rate and the polishing duration time (data obtained in step S111). FIG. 7 shows the maximum value of the rate of change of the polishing rate read from the graph of FIG. 6 when all the samples (substrate 50) have been polished.

ここに示す例では、基板保持台4の温度を23℃(常温レベル)、10℃(常温よりも低温)、35℃(常温よりも高温)としており、基板保持台4の温度が23℃のときにおける研磨速度の最大変化率は5%であったが、基板保持台4の温度が10℃であると、研磨速度の最大変化率は2%にまで低減された。一方、基板保持台4の温度が35℃になると、研磨速度の最大変化率は17%にまで上昇した。これら3つのデータの取得に際し、研磨条件は基板保持台4の温度以外は共通であったので、研磨速度の変化率が基板保持台4の温度を昇降させることのみによって変化したことが分かる。また、図6に示すグラフより、基板保持体4の温度が23℃或いは35℃では、研磨継続時間が比較的小さい間において研磨速度の変化率は顕著に増大するが、或る程度の枚数(基板50の連続研磨枚数が30枚程度以内)に達すると、研磨速度の変化率はほぼ一定となる(詳細にはやや減少する)傾向にあることが分かる。一方、基板保持体4の温度が10℃のときは、研磨速度の変化率は研磨継続時間が増大しても2%以内であり、非常に小さい変化率を維持している。   In the example shown here, the temperature of the substrate holder 4 is 23 ° C. (normal temperature level), 10 ° C. (lower than normal temperature), 35 ° C. (higher than normal temperature), and the temperature of the substrate holder 4 is 23 ° C. The maximum rate of change in the polishing rate at that time was 5%, but when the temperature of the substrate holder 4 was 10 ° C., the maximum rate of change in the polishing rate was reduced to 2%. On the other hand, when the temperature of the substrate holder 4 reached 35 ° C., the maximum rate of change of the polishing rate increased to 17%. Since the polishing conditions were common except for the temperature of the substrate holder 4 when acquiring these three data, it can be seen that the rate of change of the polishing rate was changed only by raising and lowering the temperature of the substrate holder 4. Further, according to the graph shown in FIG. 6, when the temperature of the substrate holder 4 is 23 ° C. or 35 ° C., the rate of change of the polishing rate is remarkably increased while the polishing duration is relatively small, but a certain number of sheets ( It can be seen that when the number of continuously polished substrates 50 reaches within 30), the rate of change of the polishing rate tends to be substantially constant (in detail, slightly decreases). On the other hand, when the temperature of the substrate holder 4 is 10 ° C., the rate of change of the polishing rate is within 2% even when the polishing duration is increased, and the rate of change is kept very small.

ステップS1において基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータが得られたら、研磨対象となる基板50の表面形状を計測したうえで(図3のフローに示すステップS2)、初期研磨条件の設定を行う(ステップS3)。ここでいう初期研磨条件とは、基板50の研磨開始時点で設定する研磨条件のことであり、基板保持台4の温度以外の研磨条件については基板50の均一性及び平坦性が十分となるように設定する。また、基板保持台4の温度については、ステップS1において得られた基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータに基づいて、研磨速度の変化率を十分に小さく抑えることが可能な値を任意に選択して設定する。上記例によれば、基板保持台4の温度は35℃(35℃前後)であるよりも23℃(23℃前後)であることが好ましく、更に、23℃(23℃前後)であるよりも10℃(10℃前後)であることが好ましい。10℃(10℃前後)よりも更に低くしてもよいが、基板保持台4の温度をあまり低くし過ぎると、露付きなど研磨速度の変化率以外の諸問題が発生することもある。このため、ステップS1における関係データの取得工程においては、最適な温度を選択し得るだけの十分なデータを取得しておくことが好ましい。   When data indicating the relationship between the temperature of the substrate holder 4 and the rate of change of the polishing rate with respect to the polishing duration time is obtained in step S1, the surface shape of the substrate 50 to be polished is measured (in the flow of FIG. 3). Step S2), initial polishing conditions are set (Step S3). The initial polishing conditions referred to here are polishing conditions set at the start of polishing of the substrate 50. With respect to polishing conditions other than the temperature of the substrate holder 4, the uniformity and flatness of the substrate 50 are sufficient. Set to. Further, regarding the temperature of the substrate holder 4, the change rate of the polishing rate is sufficiently determined based on the data indicating the relationship between the temperature of the substrate holder 4 obtained in step S 1 and the rate of change of the polishing rate with respect to the polishing duration. A value that can be kept small is arbitrarily selected and set. According to the above example, the temperature of the substrate holder 4 is preferably 23 ° C. (around 23 ° C.) rather than 35 ° C. (around 35 ° C.), and more than 23 ° C. (around 23 ° C.). It is preferable that it is 10 degreeC (around 10 degreeC). Although it may be lower than 10 ° C. (around 10 ° C.), if the temperature of the substrate holder 4 is too low, various problems other than the rate of change of the polishing rate such as dew condensation may occur. For this reason, it is preferable to acquire sufficient data for selecting the optimum temperature in the relational data acquisition process in step S1.

初期研磨条件を設定したら、その設定した初期研磨条件を用いて基板50の研磨を行う(ステップS4)。基板50の研磨が或る程度進行したら一旦研磨を中断し、基板50の表面形状の計測を行い(ステップS5)、基板50の表面51の均一性及び平坦性が十分なものとなっているか否かの判断を行う(ステップS6)。そして、基板50の均一性及び平坦性が十分なものとなっていると判断した場合にはその基板50の研磨工程を終了し、ステップS6において基板50の表面51の均一性及び平坦性が十分なものとなっていないと判断した場合には基板保持台4の温度以外の研磨条件(基板50の回転速度、研磨工具10の回転速度、基板50と研磨工具10との間の接触圧、基板50に対する研磨工10具の揺動速度等の研磨条件)を変更したうえで(ステップS7)、ステップS4に戻って基板50の研磨を再開する。   After the initial polishing conditions are set, the substrate 50 is polished using the set initial polishing conditions (step S4). When the polishing of the substrate 50 proceeds to some extent, the polishing is temporarily interrupted, and the surface shape of the substrate 50 is measured (step S5), and whether the uniformity and flatness of the surface 51 of the substrate 50 are sufficient. Is determined (step S6). When it is determined that the uniformity and flatness of the substrate 50 are sufficient, the polishing process for the substrate 50 is finished, and the uniformity and flatness of the surface 51 of the substrate 50 are sufficient in step S6. If it is determined that the polishing is not performed, polishing conditions other than the temperature of the substrate holder 4 (the rotation speed of the substrate 50, the rotation speed of the polishing tool 10, the contact pressure between the substrate 50 and the polishing tool 10, the substrate After changing the polishing conditions such as the rocking speed of the polishing tool 10 with respect to 50 (step S7), the process returns to step S4 and the polishing of the substrate 50 is resumed.

このように本発明に係る研磨方法は、予め取得した、基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータに基づいて基板保持台4の温度を選択し、基板保持台4の温度をその選択した温度に保持した状態で基板50の研磨を行うというものである。これにより基板50の研磨工程において、研磨継続時間に対する研磨速度の変化率を小さく抑えることが可能となるので、研磨に伴う基板50の表面形状の変化や研磨パッド11の交換時期等を正確に予測することができるようになり、研磨効率が向上する。   As described above, the polishing method according to the present invention selects the temperature of the substrate holding table 4 based on the data indicating the relationship between the temperature of the substrate holding table 4 and the rate of change of the polishing rate with respect to the polishing duration time acquired in advance. The substrate 50 is polished in a state where the temperature of the substrate holder 4 is held at the selected temperature. As a result, in the polishing process of the substrate 50, the rate of change of the polishing rate with respect to the polishing duration time can be kept small, so that the change in the surface shape of the substrate 50 accompanying polishing and the replacement timing of the polishing pad 11 can be accurately predicted. As a result, polishing efficiency is improved.

図8は本発明の一実施形態に係る半導体デバイスの製造方法のプロセスを示すフローチャートである。半導体製造プロセスをスタートすると、まずステップS200で次に挙げるステップS201〜S204の中から適切な処理工程を選択し、いずれかのステップに進む。ここで、ステップS201は基板である半導体ウエハ(以下、ウエハと称する)の表面を酸化させる酸化工程である。ステップS202はCVD等によりウエハ表面に絶縁膜や誘電体膜を形成するCVD工程である。ステップS203はウエハに電極を蒸着等により形成する電極形成工程である。ステップS204はウエハにイオンを打ち込むイオン打ち込み工程である。   FIG. 8 is a flowchart showing a process of a semiconductor device manufacturing method according to an embodiment of the present invention. When the semiconductor manufacturing process is started, first, in step S200, an appropriate processing step is selected from the following steps S201 to S204, and the process proceeds to any step. Here, step S201 is an oxidation process for oxidizing the surface of a semiconductor wafer (hereinafter referred to as a wafer) which is a substrate. Step S202 is a CVD process for forming an insulating film or a dielectric film on the wafer surface by CVD or the like. Step S203 is an electrode forming process for forming electrodes on the wafer by vapor deposition or the like. Step S204 is an ion implantation process for implanting ions into the wafer.

CVD工程(S202)もしくは電極形成工程(S203)の後で、ステップS205に進む。ステップS205はCMP工程である。CMP工程では本発明に係る上記研磨方法により、層間絶縁膜の平坦化や半導体デバイス表面の金属膜の研磨、誘電体膜の研磨によるダマシン(damascene)の形成等が行われる。   After the CVD process (S202) or the electrode formation process (S203), the process proceeds to step S205. Step S205 is a CMP process. In the CMP process, the above-described polishing method according to the present invention performs planarization of the interlayer insulating film, polishing of the metal film on the surface of the semiconductor device, formation of damascene by polishing of the dielectric film, and the like.

CMP工程(S205)もしくは酸化工程(S201)の後でステップS206に進む。ステップS206はフォトリソグラフィ工程である。この工程ではウエハへのレジストの塗布、露光装置を用いた露光によるウエハへの回路パターンの焼き付け、露光したウエハの現像が行われる。さらに、次のステップS207は現像したレジスト像以外の部分をエッチングにより削り、その後レジスト剥離が行われ、エッチングが済んで不要となったレジストを取り除くエッチング工程である。   After the CMP process (S205) or the oxidation process (S201), the process proceeds to step S206. Step S206 is a photolithography process. In this step, a resist is applied to the wafer, a circuit pattern is printed on the wafer by exposure using an exposure apparatus, and the exposed wafer is developed. Further, the next step S207 is an etching process in which portions other than the developed resist image are etched away, and then the resist is peeled off to remove the unnecessary resist after etching.

次に、ステップS208で必要な全工程が完了したかを判断し、完了していなければステップS200に戻り、先のステップを繰り返してウエハ上に回路パターンが形成される。ステップS208で全工程が完了したと判断されればエンドとなる。   Next, it is determined in step S208 whether all necessary processes are completed. If not completed, the process returns to step S200, and the previous steps are repeated to form a circuit pattern on the wafer. If it is determined in step S208 that all processes have been completed, the process ends.

このように本発明に係る半導体デバイス製造方法では、上記CMP工程において本発明に係る研磨方法を用い、基板であるウエハを研磨するので、高い研磨効率で、平坦性と均一性との双方が満たされたウエハが容易に生成される。このため、生成されたウエハから切り出せるチップ数が増大し、製造される半導体デバイスの歩留まりを向上させることができるので、従来の半導体デバイス製造方法に比べて低コストで半導体デバイスを製造することが可能となる。なお、上記半導体デバイス製造プロセス以外の半導体デバイス製造プロセスのCMP工程に上記本発明に係る研磨方法を用いても良い。また、本発明による半導体デバイス製造方法により製造された半導体デバイスは、高歩留まりで製造されるので低コストの半導体デバイスとなる。また、これらの半導体デバイスは平坦度の高いウエハをベースにしているので、配線の絶縁不良やショートなどの不具合の少ない、性能のよいデバイスとなる。   As described above, in the semiconductor device manufacturing method according to the present invention, the polishing method according to the present invention is used to polish the wafer as the substrate in the CMP step, so that both flatness and uniformity are satisfied with high polishing efficiency. The produced wafer is easily generated. For this reason, the number of chips that can be cut out from the generated wafer can be increased and the yield of the manufactured semiconductor devices can be improved. Therefore, it is possible to manufacture semiconductor devices at a lower cost than conventional semiconductor device manufacturing methods. It becomes possible. Note that the polishing method according to the present invention may be used in a CMP process of a semiconductor device manufacturing process other than the semiconductor device manufacturing process. In addition, since the semiconductor device manufactured by the semiconductor device manufacturing method according to the present invention is manufactured at a high yield, it becomes a low-cost semiconductor device. In addition, since these semiconductor devices are based on a wafer having a high flatness, the semiconductor devices are good in performance with few defects such as defective wiring insulation and short circuit.

これまで本発明の好ましい実施形態について説明してきたが、本発明の範囲は上述の実施形態に示されたものに限定されない。例えば、上述の実施形態では、基板保持台4の温度の調節は、基板保持台4の内部に形成された冷却液流路8に温度調節を施した冷却液を供給することによって行っていたが、基板保持台4の温度の調節は基板保持台4にペルチェ素子を設ける構成やその他の方法(構成)によってもよい。しかし、上述の実施形態のように、温度調節を施した冷却液を供給して基板保持台4の温度の調節を行う方法は一般に行われている方法であるため別途専用の設備を設けることが不要であることと、基板保持台4の温度の調節が非常に容易であるので、その点において好ましいといえる。また、上述のような、液体流路(冷却液流路8)に温度調節を施した液体(冷却液)を供給する構成を採用する場合であっても、液体流路の構成や液体流路内において液体を流す方向等は上述の実施形態に示したものに限定されるわけではない。   Although the preferred embodiments of the present invention have been described so far, the scope of the present invention is not limited to those shown in the above-described embodiments. For example, in the above-described embodiment, the temperature of the substrate holding table 4 is adjusted by supplying the temperature-adjusted cooling liquid to the cooling liquid flow path 8 formed in the substrate holding table 4. The temperature of the substrate holder 4 may be adjusted by a configuration in which a Peltier element is provided on the substrate holder 4 or another method (configuration). However, as in the above-described embodiment, the method of adjusting the temperature of the substrate holding table 4 by supplying the temperature-adjusted cooling liquid is a generally performed method, and thus a dedicated facility is provided separately. This is preferable in that respect because it is unnecessary and the temperature of the substrate holder 4 can be easily adjusted. Further, even when the above-described configuration for supplying a liquid (cooling liquid) whose temperature is adjusted to the liquid channel (cooling liquid channel 8) is adopted, the configuration of the liquid channel or the liquid channel The direction in which the liquid flows is not limited to that shown in the above embodiment.

また、上述の実施形態では、基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータを図4に示すフローに従って取得するようになっていたが、基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータの取得手順は図4に示したフローの手順に限定されるものではない。また、基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータが得られた後、その後に同じCMP装置1を用いて基板50の研磨を行うようなときであって、以前に得られた上記関係データを利用できるのであれば、改めて図4に示すフローの手順を踏む必要がないのは勿論である。   In the above-described embodiment, data indicating the relationship between the temperature of the substrate holder 4 and the rate of change of the polishing rate with respect to the polishing duration time is acquired according to the flow shown in FIG. The data acquisition procedure showing the relationship between the temperature of the wafer and the rate of change of the polishing rate with respect to the polishing duration time is not limited to the flow procedure shown in FIG. In addition, after the data indicating the relationship between the temperature of the substrate holder 4 and the rate of change of the polishing rate with respect to the polishing duration time is obtained, the substrate 50 is polished using the same CMP apparatus 1 thereafter. Of course, if the relationship data obtained previously can be used, there is no need to go through the flow procedure shown in FIG.

また、本発明に係る研磨方法は、予め取得した、基板保持台4の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータに基づいて基板保持台4の温度を選択し、基板保持台4の温度をその選択した温度に保持した状態で基板の研磨を行うようにしたものであり、この趣旨を逸脱しなければ、基板50の研磨手順は図3に示すフローに限定されるものではない。   In addition, the polishing method according to the present invention selects the temperature of the substrate holding table 4 based on the data obtained in advance indicating the relationship between the temperature of the substrate holding table 4 and the rate of change of the polishing rate with respect to the polishing duration. The substrate is polished while the temperature of the holding table 4 is maintained at the selected temperature, and the polishing procedure for the substrate 50 is limited to the flow shown in FIG. 3 without departing from this point. It is not a thing.

本発明に係る研磨方法の実施に適した研磨装置の一例であるCMP装置の簡略構成図である。1 is a simplified configuration diagram of a CMP apparatus which is an example of a polishing apparatus suitable for carrying out a polishing method according to the present invention. 冷却液流路の構成を示す、図1における矢視II−IIから見た基板保持台の平面図である。It is a top view of the board | substrate holding stand seen from the arrow II-II in FIG. 1 which shows the structure of a cooling fluid flow path. 本発明に係る研磨方法の手順を示すメインフローである。It is a main flow which shows the procedure of the grinding | polishing method which concerns on this invention. 図3に示すメインフローにおけるサブルーチン(ステップS1)のフローである。It is a flow of a subroutine (Step S1) in the main flow shown in FIG. 研磨した基板の枚数ごとの研磨速度を基板保持台の温度ごとに表したデータである。This is data representing the polishing rate for each number of polished substrates for each temperature of the substrate holder. 図5に示される結果に基づいて得られた、基板保持台の温度と研磨継続時間に対する研磨速度の変化率との関係を示すデータである。6 is data showing the relationship between the temperature of the substrate holder and the rate of change of the polishing rate with respect to the polishing duration, obtained based on the results shown in FIG. 図6のグラフから読取った研磨速度の変化率の最大値である。It is the maximum value of the rate of change of the polishing rate read from the graph of FIG. 本発明に係る半導体デバイス製造方法の一例を示すフローチャートである。It is a flowchart which shows an example of the semiconductor device manufacturing method concerning this invention.

符号の説明Explanation of symbols

1 CMP装置
4 基板保持台
7 冷却液流路
10 研磨工具
11 研磨パッド
25 冷却液供給装置
50 基板
51 基板の表面
DESCRIPTION OF SYMBOLS 1 CMP apparatus 4 Substrate holding stand 7 Coolant flow path 10 Polishing tool 11 Polishing pad 25 Coolant supply apparatus 50 Substrate 51 Surface of substrate

Claims (4)

基板を基板保持台に保持し、前記基板保持台に対向させて設置した研磨工具を前記基板に接触させるとともに前記基板保持台及び前記研磨工具を相対移動させて前記基板の表面の研磨を行う研磨方法において、
前記基板保持台の温度を変化させ、各温度において複数の前記基板を研磨した際の研磨速度を測定し、前記基板保持台の温度と研磨継続時間に対する研磨速度の変化率との関係を求めたデータを予め取得し、その研磨継続時間に対する研磨速度の変化率の前記基板保持台の温度依存性に基づいて前記基板保持台の温度を選択し、前記基板保持台の温度をその選択した温度に保持した状態で前記基板の表面の研磨を行うことを特徴とする研磨方法。
Polishing by holding a substrate on a substrate holding table, bringing a polishing tool placed facing the substrate holding table into contact with the substrate, and moving the substrate holding table and the polishing tool relative to each other to polish the surface of the substrate In the method
The temperature of the substrate holding table was changed, the polishing rate when polishing a plurality of the substrates at each temperature was measured, and the relationship between the temperature of the substrate holding table and the rate of change of the polishing rate with respect to the polishing duration was obtained. Data is acquired in advance, the temperature of the substrate holding table is selected based on the temperature dependency of the substrate holding table of the rate of change of the polishing rate with respect to the polishing duration, and the temperature of the substrate holding table is set to the selected temperature. A polishing method comprising polishing the surface of the substrate in a held state.
前記基板保持台の温度の調節は、前記基板保持台の内部に形成された液体流路に温度調節を施した液体を供給することによって行われることを特徴とする請求項1に記載の研磨方法。   The polishing method according to claim 1, wherein the temperature of the substrate holding table is adjusted by supplying a temperature-adjusted liquid to a liquid channel formed inside the substrate holding table. . 前記選択した前記基板保持台の温度は、前記研磨継続時間に対する研磨速度の変化率が所定の範囲内になる温度であることを特徴とする請求項1又は2に記載の研磨方法。   3. The polishing method according to claim 1, wherein the temperature of the selected substrate holder is a temperature at which a rate of change of a polishing rate with respect to the polishing duration is within a predetermined range. 前記基板が半導体ウエハであり、請求項1から3のいずれか一項に記載の研磨方法を用いて前記半導体ウエハの表面を平坦化する工程を有したことを特徴とする半導体デバイス製造方法。   A semiconductor device manufacturing method, comprising: a step of planarizing a surface of the semiconductor wafer using the polishing method according to claim 1, wherein the substrate is a semiconductor wafer.
JP2005358635A 2005-12-13 2005-12-13 Polishing method and semiconductor device manufacturing method using the polishing method Expired - Lifetime JP4849312B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005358635A JP4849312B2 (en) 2005-12-13 2005-12-13 Polishing method and semiconductor device manufacturing method using the polishing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005358635A JP4849312B2 (en) 2005-12-13 2005-12-13 Polishing method and semiconductor device manufacturing method using the polishing method

Publications (2)

Publication Number Publication Date
JP2007160451A JP2007160451A (en) 2007-06-28
JP4849312B2 true JP4849312B2 (en) 2012-01-11

Family

ID=38243922

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005358635A Expired - Lifetime JP4849312B2 (en) 2005-12-13 2005-12-13 Polishing method and semiconductor device manufacturing method using the polishing method

Country Status (1)

Country Link
JP (1) JP4849312B2 (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0929591A (en) * 1995-07-24 1997-02-04 Sony Corp Substrate polishing device
JP2003275948A (en) * 2002-03-22 2003-09-30 Mitsubishi Electric Corp Polishing equipment for semiconductor substrates
JP2004358637A (en) * 2003-06-06 2004-12-24 Nikon Corp Processing room ventilation structure, polishing apparatus, semiconductor device manufacturing method, and semiconductor device

Also Published As

Publication number Publication date
JP2007160451A (en) 2007-06-28

Similar Documents

Publication Publication Date Title
US6197150B1 (en) Apparatus for wafer treatment for the manufacture of semiconductor devices
JP4719339B2 (en) Closed loop control of wafer polishing in chemical mechanical polishing equipment
US6544111B1 (en) Polishing apparatus and polishing table therefor
TW424032B (en) Differential temperature control in a chemical mechanical polishing process for the manufacture of semiconductor integrated circuits and an apparatus used therein
TWI523731B (en) Chemical mechanical polishing system and method
US7004814B2 (en) CMP process control method
US20020142704A1 (en) Linear chemical mechanical polishing apparatus equipped with programmable pneumatic support platen and method of using
TWI246952B (en) Methods and apparatus for polishing control
US6572445B2 (en) Multizone slurry delivery for chemical mechanical polishing tool
JP2025124673A (en) Apparatus and method for CMP temperature control
KR20020048852A (en) Processing method, measuring method and producting method of semiconductor divices
JPH1133897A (en) Chemical-mechanical polishing method and device
JP6502383B2 (en) Surface planarization system and method
US20020173249A1 (en) Dynamic slurry distribution control for cmp
JP4849311B2 (en) Polishing method and semiconductor device manufacturing method using the polishing method
JP4849312B2 (en) Polishing method and semiconductor device manufacturing method using the polishing method
US7029596B2 (en) Computer integrated manufacturing control system for oxide chemical mechanical polishing
CN115091353B (en) Polishing solution adjusting method and chemical mechanical polishing equipment
US20230381914A1 (en) Apparatus and method for manufacturing semiconductor structure
TW202013488A (en) Method and system for performing chemical mechanical polishing on wafer
JP2005169593A (en) Polishing apparatus, polishing method, semiconductor device manufacturing method using the polishing method, and semiconductor device manufactured by the semiconductor device manufacturing method
US7828625B2 (en) Method of supplying polishing liquid
KR20070113634A (en) Polishing method of chemical mechanical polishing device
JP2009033105A (en) Manufacturing method of semiconductor device
TWI337112B (en) Method of supplying polishing liquid

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080904

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101119

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101118

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110111

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110708

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110830

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110922

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111005

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4849312

Country of ref document: JP

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141028

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141028

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term