Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4850356B2 - Interlayer connection structure and manufacturing method - Google Patents
[go: Go Back, main page]

JP4850356B2 - Interlayer connection structure and manufacturing method - Google Patents

Interlayer connection structure and manufacturing method Download PDF

Info

Publication number
JP4850356B2
JP4850356B2 JP2001193489A JP2001193489A JP4850356B2 JP 4850356 B2 JP4850356 B2 JP 4850356B2 JP 2001193489 A JP2001193489 A JP 2001193489A JP 2001193489 A JP2001193489 A JP 2001193489A JP 4850356 B2 JP4850356 B2 JP 4850356B2
Authority
JP
Japan
Prior art keywords
insulating layer
pin
interlayer connection
connection structure
core
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001193489A
Other languages
Japanese (ja)
Other versions
JP2002204044A (en
Inventor
克雄 川口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ibiden Co Ltd
Original Assignee
Ibiden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiden Co Ltd filed Critical Ibiden Co Ltd
Priority to JP2001193489A priority Critical patent/JP4850356B2/en
Publication of JP2002204044A publication Critical patent/JP2002204044A/en
Application granted granted Critical
Publication of JP4850356B2 publication Critical patent/JP4850356B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は,導体層と層間絶縁層とを積層してなる積層配線板に関する。さらに詳細には,積層配線板において導体層同士の電気的接続をとる層間接続構造およびその製造方法に関するものである。
【0002】
【従来の技術】
従来から,積層配線板においては,層間絶縁層に穴を開けて上下の導体層間の導通箇所とする層間接続構造を随所に設けている。ビアホールあるいはスルーホール等と称されるものがこれである。このような層間接続構造では通常,層間絶縁層に開けた穴にめっきを施してそのめっき層により上下の導通をとったり,あるいは,穴に導電性の充填剤を充填してその充填剤により上下の導通をとったりしている。
【0003】
【発明が解決しようとする課題】
しかしながら,前記した従来の積層配線板には,上下間の導電性が不十分であるという問題点があった。めっき層により上下の導通をとった場合には,めっき層の膜厚により導電箇所の断面積が規制されるためである。また,導電性の充填剤により上下の導通をとった場合には,充填剤の導電率がさほど高くないためである。導電性の充填剤とはいっても樹脂に金属等の粉末を分散したものだからである。このように導電性が低いため,信号系はともかくパワー系のような大電流が流れる箇所には使いにくかった。穴の中全部をめっきで埋め尽くして導電性を確保することも考えられるが,それでは生産性が悪い。
【0004】
本発明は,前記した従来の層間接続構造が有する問題点を解決するためになされたものである。すなわちその課題とするところは,十分な導電性と生産性とを両立した層間接続構造を,その製造方法とともに提供することにある。
【0005】
【課題を解決するための手段】
この課題の解決を目的としてなされた本発明の層間接続構造は,硬化済みの絶縁層と,絶縁層を貫通するとともにその外側で切断され,両端が絶縁層から突出した導電性のピンと,絶縁層の両面をコーティングする未硬化の接着樹脂層とを有するコア板と,コア板の両面にそれぞれ配置されるとともに,少なくともコア板側の面に導体パターンを有する2枚の配線板とを有し,2枚の配線板でコア板を挟んでプレスすることにより,2枚の配線板の導体パターン同士がコア板を挟んで対向し,コア板のピンを通して2枚の配線板の導体パターン間の導通がとられているものである。このため,めっき層や充填剤による導通と異なり,導電箇所の断面積および導電率がともに十分に確保できる。
【0006】
また,本発明の層間接続構造の製造方法では,硬化済みの絶縁層の第1面に導電性のピンを打ち込み,絶縁層の第2面からピンの先端を突出させ,ピンをその両端が絶縁層から突出した状態となるように絶縁層の第1面の外側で切断し,絶縁層の両面を未硬化の絶縁樹脂でコーティングすることでコア板を作製するステップと,少なくとも一方の面に導体パターンを有する2枚の配線板を,その導体パターンを有する面がコア板側となるようにコア板の両面にそれぞれ配置し,これらをプレスすることにより,2枚の配線板の導体パターン同士がコア板を挟んで対向し,コア板のピンを通して2枚の配線板の導体パターン間の導通をとる積層配線板を作製するステップとを含む。これにより,絶縁基材の両面の他の配線板の導体パターン同士が,絶縁層を貫通しているピンを介して接続された層間接続構造が製造される。
【0007】
ここで,絶縁層にピンを打ち込む際,ピンを加熱しておくとよい。ピンが加熱されていると,絶縁層に容易に打ち込めるからである。また,ピンの熱で絶縁層が硬化して,ピンが絶縁層に固定されるという利点もある。よって,絶縁層が一般的な熱硬化型樹脂である場合には,ピンの加熱温度は,120〜170℃程度がよい。なお,他の配線板と重ね合わせてプレスする際のプレス圧は,通常のこの種のプレスに一般的に用いられる294N/cm2より高めの392N/cm2程度がよい。ピンの両端の導体パターンとの導通を確実にとるためである。
【0009】
本発明では,硬化済みの絶縁層を使用することにより,未硬化の絶縁層を使用する場合と比べて,一定の厚さを保つことができる。そのため,プレス後の外形寸法の安定性を確保することができる。また,硬化した樹脂を使用するために生じる層間の隙間は,硬化済みの絶縁層を未硬化の絶縁樹脂でコーティングし,プレスと同時に加熱硬化させることで充填することができる。
【0010】
【発明の実施の形態】
以下,本発明を具体化した実施の形態について,添付図面を参照しつつ詳細に説明する。
【0011】
[第一の形態]
第一の形態では,図1に示す手順により配線板を製造する。本形態で使用する主なものとしては,金属製のピン1,ピン1を打ち込むための繰り出し機構3,コア絶縁層となるべきプリプレグ7,一般的な製法により別に作製した両面配線板10,が挙げられる。
【0012】
ピン1は,0.3mm程度の径の銅線である。その先端は,図2に示すような金型対13により切断されており,尖った形状をしている。金型対13はそれぞれ,対向面に半円錐形の凹みを表裏から対向させて形成したものである。繰り出し機構3は,繰り出し鉛筆のように,ピン1を保持しつつ少しずつ繰り出す機構である。また,繰り出し機構3には,ピン1を160℃程度まで昇温させることができることができるように,ヒータが内蔵されている。あるいは,図2の金型対13のような,ピン1を切断する機構をも組み込んだものであってもよい。
【0013】
まず,図1中の「打ち込み」に示すように,繰り出し機構3を用いてプリプレグ7にピン1を打ち込む。すなわち,ピン1をプリプレグ7に押し込み,ピン1の先端がプリプレグ7の裏側(図1中下側)から突出するようにする。打ち込みは,ピン1を120〜170℃程度にまで加熱しておいて行う。ピン1の温度が高いとプリプレグ7を貫通させやすいからである。また,ピン1の熱でプリプレグ7のエポキシ成分が硬化するので,ピン1がプリプレグ7に固定される。そして,プリプレグ7の表側(図1中上側)でピン1を切断する。
【0014】
これにより,図1中の「貫通PP」に示すように,ピン1がプリプレグ7を貫通するとともに,ピン1の両端がプリプレグ7の表裏から突出した状態が得られる。「貫通PP」ではプリプレグ7に複数のピン1が打ち込まれている。各々のピン1の打ち込み位置は製造しようとする配線板のコア層において層間接続構造が形成される位置である。この状態のものを以下,コア板8という。なお,この状態で,ピン1の両端の突出部分に,無電解めっき等により金あるいは半田等をめっきしておいてもよい。
【0015】
そして,図1中の「組合」に示すように,別に作製した2枚の両面配線板10,10をコア板8の表裏に位置合わせして配置する。これをプレスすると図1中の「プレス」に示すように,4層配線板11ができあがる。このプレスの際のプレス圧は,通常のこの種のプレスに一般的に用いられる294N/cm2 より高めの392N/cm2 程度がよい。ピンの両端を押し潰して,両面配線板10の導体パターンと確実に密着させるためである。4層配線板11では,各ピン1により,内層同士の導通がとられている。すなわち,各ピン1が内層同士の層間接続構造をなしている。
【0016】
なお,両面配線板10においては,コア板8のピン1の打ち込み位置に対応する位置に自身の層間接続構造が存在している場合が多い。この場合,図3に示すように,内部が充填剤12により充填されるとともに,ふためっき13,13を有する構造であってもよいし,図4の左側に示すように,充填剤もふためっきもないスルーホールであってもよい。ただし後者の場合,図4の右側に示すように,プレス後に穴が充填剤12で充填されることとなる。
【0017】
このようにして製造された4層配線板11では,内層同士の層間接続がピン1により取られている。そしてピン1は前述のように,銅線から形成されたものである。このため,穴の壁面のめっき層のみによる層間接続と比較して,表裏間の導通部分の断面積が著しく広い。また,穴に導電性充填剤を充填した層間接続と比較して,導通部分の導電率が著しく高い。また,穴を全部めっきで埋め尽くすことによる層間接続と比較して,生産性がはるかに高い。穴の壁面のめっき層による層間接続と比較しても,穴開けやめっきなどといった複雑なプロセスを要しない分生産性が高い。このように本実施の形態により,十分な導電性と生産性とを両立した層間接続構造およびその製造方法が実現されている。
【0018】
むろん,4層配線板11の表裏にさらに絶縁層や導体層をビルドアップして多層化してもよい。あるいは,4層配線板11を複数枚製造し,絶縁フィルムを介してこれらを積層して多層化してもよい。
【0019】
以上詳細に説明したように本実施の形態では,プリプレグ7にピン1を打ち込みそのピン1を切断して両端がプリプレグ7から突出した状態とし,このコア板8を他の両面配線板10と組み合わせてプレスする。これにより,内層同士の層間接続構造がピン1により形成されるようにしている。したがって,導通部分の導電率が著しく高い層間接続構造を有する4層配線板11を,生産性よく製造できるのである。
【0020】
[第二の形態]
第二の形態では,図5に示す手順により配線板を製造する。本形態で使用する主なものとしては,金属製のピン1,ピン1を打ち込むための繰り出し機構3,コア絶縁層となるべきコア材等の硬化シート14,一般的な製法により別に作製した両面配線板10などが挙げられる。硬化シート14の材質は,硬化済みの熱硬化性樹脂である。ピン1および繰り出し機構3は,第一の形態で使用したものと同じものである。
【0021】
まず,図5中の「打ち込み」に示すように,繰り出し機構3を用いて硬化シート14にピン1を打ち込む。すなわち,ピン1を硬化シート14に押し込み,ピン1の先端が硬化シート14の裏側(図5中下側)から突出するようにする。そして,硬化シート14の表側(図5中上側)でピン1を切断する。
【0022】
これにより,図5中の「貫通」に示すように,ピン1が硬化シート14を貫通するとともに,ピン1の両端が硬化シート14の表裏から突出した状態が得られる。「貫通」では,硬化シート14に複数のピン1が打ち込まれている。各々のピン1の打ち込み位置は製造しようとする配線板のコア層において層間接続構造が形成される位置である。この状態のものを以下,コア板15という。なお,この状態で,ピン1の両端の突出部分に,無電解めっき等により金あるいは半田等をめっきしておいてもよい。
【0023】
次に,図5中の「コーティング」に示すように,コア板15の両面を未硬化の熱硬化性樹脂16によりコーティングする。具体的には,液状樹脂を塗布してもよいし,フィルムを貼着してもよいし,プリプレグを用いてもよい。この状態のものを以下,コーティング済みコア板17という。
【0024】
そして,図5中の「組合」に示すように,別に作製した2枚の両面配線板10,10をコーティング済みコア板17の表裏に位置合わせして配置する。これを加熱しつつプレスすると図5中の「プレス」に示すように,4層配線板18ができあがる。このときの熱により,両層間の隙間を埋めている未硬化樹脂16が硬化する。このプレスの際のプレス圧は,通常のこの種のプレスに一般的に用いられる294N/cm2 より高めの392N/cm2 程度がよい。ピンの両端を押し潰して,両面配線板10の導体パターンと確実に密着させるためである。4層配線板11では,各ピン1により,内層同士の導通がとられている。すなわち,各ピン1が内層同士の層間接続構造をなしている。
【0025】
このようにして製造された4層配線板18では,内層同士の層間接続が銅線から形成されたピン1により取られている。このため,表裏間の導通部分の断面積が広く,導通部分の導電率が高い。また,穴を全部めっきで埋め尽くすことによる層間接続と比較して,生産性が高い。このように本実施の形態により,十分な導電性と生産性とを両立した層間接続構造およびその製造方法が実現されている。
【0026】
さらに,4層配線板18では,硬化済みの樹脂にピン1を打ち込んでいる。そのため,第一の形態のような未硬化の樹脂を使用するものと比較して,プレス後の形状において一定の厚さを確保することができる。また,硬化済みの樹脂を使用することにより生じる内層間同士の隙間を充填するために,未硬化の熱硬化性樹脂で埋めることとしている。このことにより,十分な導電性と生産性とを両立した上で,さらに寸法安定性を確保した層間接続構造およびその製造方法が実現されている。むろん,4層配線板18を複数枚製造し,絶縁フィルムを介してこれらを積層して多層化してもよい。
【0027】
以上詳細に説明したように本実施の形態では,硬化シート14にピン1を打ち込み,そのピン1を切断して両端が硬化シート14から突出した状態とする。そして,この硬化シート14に未硬化樹脂16をコーティングし,コーティング済みコア板17を作製する。このコーティング済みコア板17を他の両面配線板10と組み合わせて加熱しながらプレスするとともに,未硬化樹脂16を硬化させる。これにより,内層同士の層間接続構造がピン1により形成されるようにしている。したがって,導通部分の導電率が著しく高い層間接続構造を有する4層配線板18を,生産性よく製造できるのである。また,硬化した樹脂にピンを打ち込み,さらに内層間同士の隙間を未硬化樹脂16で埋め,当該樹脂を硬化することとしている。したがって,外形の安定した層間接続構造を有する4層配線板18を製造できるのである。
【0028】
なお,本実施の形態は単なる例示にすぎず,本発明を何ら限定するものではない。したがって本発明は当然に,その要旨を逸脱しない範囲内で種々の改良,変形が可能である。例えば,本実施の形態では,コア絶縁層としてプリプレグ7を用いたが,これに限らず,接着性とある程度のハンドリング強度のある絶縁フィルムであれば他のものでも使用可能である。ピン1についても,銅線以外の他の導電性材料の線材でも使用可能なものはある。
【0029】
【発明の効果】
以上の説明から明らかなように本発明によれば,十分な導電性と生産性とを両立した層間接続構造が,その製造方法とともに提供されている。
【図面の簡単な説明】
【図1】実施の形態による配線板の製造手順を示す図である。
【図2】ピンを切断する金型の例を示す図である。
【図3】ピンと外層の層間接続構造との接触部分を示す拡大図である。
【図4】ピンと外層の層間接続構造との接触部分を示す拡大図である。
【図5】実施の形態による絶縁層のコーティングを行った配線板の製造手順を示す図である。
【符号の説明】
1 ピン
3 繰り出し機構
7 プリプレグ
10 両面配線板
13 金型対
14 硬化シート
16 未硬化樹脂
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a laminated wiring board formed by laminating a conductor layer and an interlayer insulating layer. More specifically, the present invention relates to an interlayer connection structure for electrically connecting conductor layers in a laminated wiring board and a manufacturing method thereof.
[0002]
[Prior art]
2. Description of the Related Art Conventionally, in a multilayer wiring board, an interlayer connection structure is provided everywhere to make a conduction point between upper and lower conductor layers by opening a hole in an interlayer insulating layer. This is what is called a via hole or a through hole. In such an interlayer connection structure, the hole formed in the interlayer insulating layer is usually plated and conduction is made up and down by the plating layer, or the hole is filled with a conductive filler and the upper and lower sides are filled by the filler. I have continuity.
[0003]
[Problems to be solved by the invention]
However, the conventional laminated wiring board described above has a problem that the conductivity between the upper and lower sides is insufficient. This is because when the upper and lower continuity is taken by the plating layer, the cross-sectional area of the conductive portion is regulated by the thickness of the plating layer. Further, when the upper and lower continuity is taken by the conductive filler, the conductivity of the filler is not so high. This is because a conductive filler is obtained by dispersing a powder of metal or the like in a resin. Because of this low electrical conductivity, it was difficult to use in places where a large current flows like the power system, regardless of the signal system. It is conceivable to fill the entire hole with plating to ensure conductivity, but this is not very productive.
[0004]
The present invention has been made to solve the problems of the conventional interlayer connection structure described above. That is, the problem is to provide an interlayer connection structure that achieves both sufficient conductivity and productivity, together with its manufacturing method.
[0005]
[Means for Solving the Problems]
In order to solve this problem, the interlayer connection structure of the present invention includes a hardened insulating layer, a conductive pin that penetrates the insulating layer and is cut outside thereof , and both ends project from the insulating layer, and the insulating layer. A core plate having an uncured adhesive resin layer that coats both sides of the substrate, and two wiring boards that are disposed on both sides of the core plate and have a conductor pattern on at least the surface on the core plate side, By pressing the core board between the two wiring boards, the conductor patterns of the two wiring boards face each other with the core board in between, and conduction between the conductor patterns of the two wiring boards through the pins of the core board Is taken. For this reason, unlike the conduction by the plating layer or filler, both the cross-sectional area and the conductivity of the conductive portion can be sufficiently secured.
[0006]
In the method for manufacturing an interlayer connection structure according to the present invention, a conductive pin is driven into the first surface of the cured insulating layer, the tip of the pin protrudes from the second surface of the insulating layer, and the pin is insulated at both ends. Cutting the outer side of the first surface of the insulating layer so as to protrude from the layer, and coating the both surfaces of the insulating layer with uncured insulating resin, and a conductor on at least one surface Two wiring boards having patterns are arranged on both sides of the core board so that the surface having the conductor pattern is on the core board side, and by pressing them, the conductor patterns of the two wiring boards are And a step of producing a laminated wiring board facing each other with the core board interposed therebetween and establishing conduction between the conductor patterns of the two wiring boards through the pins of the core board. Thereby, the interlayer connection structure in which the conductor patterns of the other wiring boards on both sides of the insulating base material are connected via the pins penetrating the insulating layer is manufactured.
[0007]
Here, when the pin is driven into the insulating layer, the pin is preferably heated. This is because if the pin is heated, it can be easily driven into the insulating layer. In addition, there is an advantage that the insulating layer is cured by the heat of the pin and the pin is fixed to the insulating layer. Therefore, when the insulating layer is a general thermosetting resin, the heating temperature of the pin is preferably about 120 to 170 ° C. Note that another wiring board and overlapping by pressing at the time of pressing pressure, good about 392N / cm 2 higher than 294 N / cm 2 generally used in conventional press of this kind. This is to ensure conduction with the conductor pattern at both ends of the pin.
[0009]
In the present invention, a constant thickness can be maintained by using a hardened insulating layer as compared to the case of using an uncured insulating layer. Therefore, the stability of the external dimensions after pressing can be ensured. In addition, the gap between the layers caused by using a cured resin can be filled by coating a cured insulating layer with an uncured insulating resin and heat-curing it simultaneously with pressing.
[0010]
DETAILED DESCRIPTION OF THE INVENTION
DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiments embodying the present invention will be described below in detail with reference to the accompanying drawings.
[0011]
[First form]
In the first embodiment, a wiring board is manufactured by the procedure shown in FIG. The main ones used in this embodiment are a metal pin 1, a feeding mechanism 3 for driving the pin 1, a prepreg 7 to be a core insulating layer, and a double-sided wiring board 10 separately manufactured by a general manufacturing method. Can be mentioned.
[0012]
The pin 1 is a copper wire having a diameter of about 0.3 mm. The tip is cut by a mold pair 13 as shown in FIG. 2 and has a sharp shape. Each of the mold pairs 13 is formed by opposing a semiconical dent on the opposite surface from the front and back sides. The feeding mechanism 3 is a mechanism that gradually feeds the pin 1 while holding it like a feeding pencil. Further, the feeding mechanism 3 has a built-in heater so that the pin 1 can be heated to about 160 ° C. Or the mechanism which cut | disconnects the pin 1 like the mold pair 13 of FIG. 2 may be integrated.
[0013]
First, as shown in “drive-in” in FIG. 1, the pin 1 is driven into the prepreg 7 using the feeding mechanism 3. That is, the pin 1 is pushed into the prepreg 7 so that the tip of the pin 1 protrudes from the back side (lower side in FIG. 1) of the prepreg 7. The driving is performed by heating the pin 1 to about 120 to 170 ° C. This is because when the temperature of the pin 1 is high, the prepreg 7 is easily penetrated. Further, since the epoxy component of the prepreg 7 is cured by the heat of the pin 1, the pin 1 is fixed to the prepreg 7. Then, the pin 1 is cut on the front side of the prepreg 7 (upper side in FIG. 1).
[0014]
As a result, as shown by “penetration PP” in FIG. 1, the pin 1 penetrates the prepreg 7 and both ends of the pin 1 protrude from the front and back of the prepreg 7. In the “through PP”, a plurality of pins 1 are driven into the prepreg 7. The driving position of each pin 1 is a position where an interlayer connection structure is formed in the core layer of the wiring board to be manufactured. Hereinafter, this state is referred to as a core plate 8. In this state, the protruding portions at both ends of the pin 1 may be plated with gold or solder by electroless plating or the like.
[0015]
Then, as shown in “combination” in FIG. 1, two separately produced double-sided wiring boards 10, 10 are aligned and arranged on the front and back of the core board 8. When this is pressed, a four-layer wiring board 11 is completed as shown in "Press" in FIG. The press pressure during pressing is good about 392N / cm 2 higher than 294 N / cm 2 generally used in conventional press of this kind. This is because both ends of the pin are crushed and securely adhered to the conductor pattern of the double-sided wiring board 10. In the four-layer wiring board 11, the inner layers are electrically connected by the pins 1. That is, each pin 1 forms an interlayer connection structure between inner layers.
[0016]
The double-sided wiring board 10 often has its own interlayer connection structure at a position corresponding to the driving position of the pin 1 of the core board 8. In this case, as shown in FIG. 3, the inside may be filled with a filler 12 and may have a structure having lid platings 13 and 13, and as shown on the left side of FIG. There may be no through hole. In the latter case, however, the holes are filled with the filler 12 after pressing, as shown on the right side of FIG.
[0017]
In the four-layer wiring board 11 manufactured in this way, the interlayer connection between the inner layers is taken by the pins 1. The pin 1 is formed from a copper wire as described above. For this reason, the cross-sectional area of the conductive part between the front and back sides is remarkably wide compared to the interlayer connection using only the plating layer on the wall surface of the hole. In addition, the conductivity of the conductive part is remarkably high compared to the interlayer connection in which the hole is filled with the conductive filler. In addition, the productivity is much higher than the interlayer connection by filling all holes with plating. Compared with the interlayer connection using the plating layer on the wall of the hole, the productivity is high because it does not require complicated processes such as drilling and plating. Thus, according to the present embodiment, an interlayer connection structure that achieves both sufficient conductivity and productivity and a manufacturing method thereof are realized.
[0018]
Of course, an insulating layer or a conductor layer may be further built up on the front and back of the four-layer wiring board 11 to form a multilayer. Alternatively, a plurality of four-layer wiring boards 11 may be manufactured and laminated by interposing an insulating film.
[0019]
As described above in detail, in this embodiment, the pin 1 is driven into the prepreg 7 and the pin 1 is cut so that both ends protrude from the prepreg 7, and this core board 8 is combined with the other double-sided wiring board 10. Press. Thereby, the interlayer connection structure between the inner layers is formed by the pins 1. Therefore, the four-layer wiring board 11 having an interlayer connection structure in which the conductivity of the conductive portion is extremely high can be manufactured with high productivity.
[0020]
[Second form]
In the second embodiment, a wiring board is manufactured by the procedure shown in FIG. The main ones used in this embodiment are a metal pin 1, a feeding mechanism for driving the pin 1, a hardened sheet 14 such as a core material to be a core insulating layer, and both surfaces separately manufactured by a general manufacturing method. The wiring board 10 etc. are mentioned. The material of the cured sheet 14 is a cured thermosetting resin. The pin 1 and the feeding mechanism 3 are the same as those used in the first embodiment.
[0021]
First, as shown in “drive-in” in FIG. 5, the pin 1 is driven into the cured sheet 14 using the feeding mechanism 3. That is, the pin 1 is pushed into the cured sheet 14 so that the tip of the pin 1 protrudes from the back side (lower side in FIG. 5) of the cured sheet 14. Then, the pin 1 is cut on the front side of the cured sheet 14 (upper side in FIG. 5).
[0022]
As a result, as shown by “penetration” in FIG. 5, the pin 1 penetrates the cured sheet 14 and the both ends of the pin 1 protrude from the front and back of the cured sheet 14. In “penetration”, a plurality of pins 1 are driven into the cured sheet 14. The driving position of each pin 1 is a position where an interlayer connection structure is formed in the core layer of the wiring board to be manufactured. Hereinafter, this state is referred to as a core plate 15. In this state, the protruding portions at both ends of the pin 1 may be plated with gold or solder by electroless plating or the like.
[0023]
Next, as shown in “Coating” in FIG. 5, both surfaces of the core plate 15 are coated with an uncured thermosetting resin 16. Specifically, a liquid resin may be applied, a film may be attached, or a prepreg may be used. Hereinafter, this state is referred to as a coated core plate 17.
[0024]
Then, as shown in “combination” in FIG. 5, two separately produced double-sided wiring boards 10, 10 are aligned and arranged on the front and back of the coated core board 17. When this is pressed while being heated, a four-layer wiring board 18 is completed as shown in “Press” in FIG. The uncured resin 16 filling the gap between the two layers is cured by the heat at this time. The press pressure during pressing is good about 392N / cm 2 higher than 294 N / cm 2 generally used in conventional press of this kind. This is because both ends of the pin are crushed and securely adhered to the conductor pattern of the double-sided wiring board 10. In the four-layer wiring board 11, the inner layers are electrically connected by the pins 1. That is, each pin 1 forms an interlayer connection structure between inner layers.
[0025]
In the four-layer wiring board 18 manufactured in this way, the interlayer connection between the inner layers is taken by the pin 1 formed from a copper wire. For this reason, the cross-sectional area of the conductive part between the front and back is wide, and the conductivity of the conductive part is high. In addition, productivity is high compared to interlayer connection by filling all holes with plating. Thus, according to the present embodiment, an interlayer connection structure that achieves both sufficient conductivity and productivity and a manufacturing method thereof are realized.
[0026]
Further, in the four-layer wiring board 18, the pins 1 are driven into the cured resin. Therefore, compared with what uses uncured resin like a 1st form, fixed thickness can be ensured in the shape after a press. Further, in order to fill a gap between the inner layers generated by using a cured resin, it is filled with an uncured thermosetting resin. As a result, an interlayer connection structure and a manufacturing method therefor have been realized in which sufficient electrical conductivity and productivity are achieved while ensuring dimensional stability. Needless to say, a plurality of four-layer wiring boards 18 may be manufactured and laminated by interposing an insulating film.
[0027]
As described above in detail, in the present embodiment, the pin 1 is driven into the cured sheet 14 and the pin 1 is cut so that both ends protrude from the cured sheet 14. Then, the cured sheet 14 is coated with an uncured resin 16 to produce a coated core plate 17. The coated core plate 17 is pressed while being heated in combination with the other double-sided wiring board 10, and the uncured resin 16 is cured. Thereby, the interlayer connection structure between the inner layers is formed by the pins 1. Therefore, the four-layer wiring board 18 having an interlayer connection structure in which the conductivity of the conductive portion is extremely high can be manufactured with high productivity. Further, a pin is driven into the cured resin, and the gap between the inner layers is filled with the uncured resin 16 to cure the resin. Therefore, the four-layer wiring board 18 having an interlayer connection structure with a stable outer shape can be manufactured.
[0028]
Note that this embodiment is merely an example, and does not limit the present invention. Therefore, the present invention can naturally be improved and modified in various ways without departing from the gist thereof. For example, in the present embodiment, the prepreg 7 is used as the core insulating layer. However, the present invention is not limited to this, and any other insulating film having adhesiveness and a certain level of handling strength can be used. Some pins 1 can be used with other conductive materials other than copper wires.
[0029]
【The invention's effect】
As is apparent from the above description, according to the present invention, an interlayer connection structure having both sufficient conductivity and productivity is provided along with its manufacturing method.
[Brief description of the drawings]
FIG. 1 is a diagram showing a manufacturing procedure of a wiring board according to an embodiment.
FIG. 2 is a view showing an example of a mold for cutting a pin.
FIG. 3 is an enlarged view showing a contact portion between a pin and an outer layer interlayer connection structure;
FIG. 4 is an enlarged view showing a contact portion between a pin and an interlayer connection structure of an outer layer.
FIG. 5 is a diagram showing a manufacturing procedure of a wiring board coated with an insulating layer according to the embodiment.
[Explanation of symbols]
1 pin 3 feeding mechanism 7 prepreg 10 double-sided wiring board 13 mold pair 14 cured sheet 16 uncured resin

Claims (2)

硬化済みの絶縁層と,前記絶縁層を貫通するとともにその外側で切断され,両端が前記絶縁層から突出した導電性のピンと,前記絶縁層の両面をコーティングする未硬化の接着樹脂層とを有するコア板と,
前記コア板の両面にそれぞれ配置されるとともに,少なくとも前記コア板側の面に導体パターンを有する2枚の配線板とを有し,
前記2枚の配線板で前記コア板を挟んでプレスすることにより,前記2枚の配線板の導体パターン同士が前記コア板を挟んで対向し,前記コア板の前記ピンを通して前記2枚の配線板の導体パターン間の導通がとられていることを特徴とする層間接続構造。
A hardened insulating layer; a conductive pin that penetrates the insulating layer and is cut at the outside thereof , and has both ends protruding from the insulating layer; and an uncured adhesive resin layer that coats both surfaces of the insulating layer A core plate,
Two wiring boards each having a conductor pattern on at least one of the core board-side surfaces and disposed on both surfaces of the core board;
By pressing the core board between the two wiring boards, the conductor patterns of the two wiring boards are opposed to each other with the core board in between, and the two wirings are passed through the pins of the core board. An interlayer connection structure characterized in that conduction between conductor patterns of a plate is taken.
硬化済みの絶縁層の第1面に導電性のピンを打ち込み,前記絶縁層の第2面から前記ピンの先端を突出させ,前記ピンをその両端が前記絶縁層から突出した状態となるように前記絶縁層の第1面の外側で切断し,前記絶縁層の両面を未硬化の絶縁樹脂でコーティングすることでコア板を作製するステップと,
少なくとも一方の面に導体パターンを有する2枚の配線板を,その導体パターンを有する面が前記コア板側となるように前記コア板の両面にそれぞれ配置し,これらをプレスすることにより,前記2枚の配線板の導体パターン同士が前記コア板を挟んで対向し,前記コア板の前記ピンを通して前記2枚の配線板の導体パターン間の導通をとる積層配線板を作製するステップと,
を含むことを特徴とする層間接続構造の製造方法。
A conductive pin is driven into the first surface of the cured insulating layer, the tip of the pin protrudes from the second surface of the insulating layer, and the pins are in a state where both ends protrude from the insulating layer. Cutting the outside of the first surface of the insulating layer, and coating the both surfaces of the insulating layer with an uncured insulating resin;
Two wiring boards having a conductor pattern on at least one surface are respectively arranged on both surfaces of the core plate so that the surface having the conductor pattern is on the core plate side, and these are pressed, thereby Producing a laminated wiring board in which conductive patterns of two wiring boards are opposed to each other with the core board sandwiched therebetween, and conducts between the conductive patterns of the two wiring boards through the pins of the core board;
A method for manufacturing an interlayer connection structure, comprising:
JP2001193489A 2000-10-23 2001-06-26 Interlayer connection structure and manufacturing method Expired - Fee Related JP4850356B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001193489A JP4850356B2 (en) 2000-10-23 2001-06-26 Interlayer connection structure and manufacturing method

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2000322360 2000-10-23
JP2000-322360 2000-10-23
JP2000322360 2000-10-23
JP2001193489A JP4850356B2 (en) 2000-10-23 2001-06-26 Interlayer connection structure and manufacturing method

Publications (2)

Publication Number Publication Date
JP2002204044A JP2002204044A (en) 2002-07-19
JP4850356B2 true JP4850356B2 (en) 2012-01-11

Family

ID=26602574

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001193489A Expired - Fee Related JP4850356B2 (en) 2000-10-23 2001-06-26 Interlayer connection structure and manufacturing method

Country Status (1)

Country Link
JP (1) JP4850356B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4959966B2 (en) * 2005-09-29 2012-06-27 三菱樹脂株式会社 Interlayer connection bonding sheet for multilayer wiring boards

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2861406B2 (en) * 1991-01-18 1999-02-24 日本電気株式会社 Manufacturing method of ceramic multilayer wiring board
JPH0669646A (en) * 1992-08-21 1994-03-11 Kokusai Electric Co Ltd Pattern conductive method of printed wiring board and through hole
JP3053790B2 (en) * 1997-09-30 2000-06-19 松下電器産業株式会社 Circuit board connecting member, circuit board manufacturing method and circuit board
JP2000332369A (en) * 1999-05-25 2000-11-30 Mitsui Mining & Smelting Co Ltd Printed circuit board and manufacturing method thereof

Also Published As

Publication number Publication date
JP2002204044A (en) 2002-07-19

Similar Documents

Publication Publication Date Title
CN101896037B (en) Rigid-flex wiring board and method for producing same
US5865934A (en) Method of manufacturing printed wiring boards
CN103188882B (en) A kind of circuit board and preparation method thereof
JPWO1998047331A1 (en) Wiring board, wiring board manufacturing method, and semiconductor package
KR20030005054A (en) Multilayer circuit board and method for manufacturing multilayer circuit board
US11178777B2 (en) Component embedded circuit board with antenna structure and method for manufacturing the same
JPH05198946A (en) Method for manufacturing multilayer printed circuit board
KR20090068227A (en) Multilayer printed wiring board and its manufacturing method
TW201802954A (en) Method for manufacturing multilayer wiring board
JP4850356B2 (en) Interlayer connection structure and manufacturing method
JPH10200258A (en) Manufacturing method of multilayer printed wiring board
JP3348004B2 (en) Multilayer wiring board and method of manufacturing the same
JP3347980B2 (en) Circuit board and method of manufacturing the same
JPH03120892A (en) Multilayer printed circuit board and manufacture thereof
JP3329756B2 (en) Multilayer wiring board and method of manufacturing the same
JP2002185139A (en) Printed wiring board and its manufacturing method
JP4899409B2 (en) Multilayer printed wiring board and manufacturing method thereof
JP4463406B2 (en) Manufacturing method of laminated wiring board having interlayer connection structure
JP2007115952A (en) Interposer substrate and manufacturing method thereof
JP3936540B2 (en) Method for manufacturing flexible multilayer printed circuit board
JP2004335921A (en) Multi-layer wiring board, base material for multi-layer board, and method for producing them
JP2007109697A (en) Multilayer printed wiring board and manufacturing method thereof
JP3943055B2 (en) Manufacturing method of multilayer wiring board
JP4892924B2 (en) Multilayer printed wiring board and manufacturing method thereof
JP2001144445A (en) Manufacturing method of multilayer printed wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080520

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101208

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101214

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110202

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110802

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110905

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111018

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111019

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141028

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees