Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP4923918B2 - Inverter device parallel operation device - Google Patents
[go: Go Back, main page]

JP4923918B2 - Inverter device parallel operation device - Google Patents

Inverter device parallel operation device Download PDF

Info

Publication number
JP4923918B2
JP4923918B2 JP2006263708A JP2006263708A JP4923918B2 JP 4923918 B2 JP4923918 B2 JP 4923918B2 JP 2006263708 A JP2006263708 A JP 2006263708A JP 2006263708 A JP2006263708 A JP 2006263708A JP 4923918 B2 JP4923918 B2 JP 4923918B2
Authority
JP
Japan
Prior art keywords
phase
current
inverter
voltage control
inverter device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006263708A
Other languages
Japanese (ja)
Other versions
JP2008086127A (en
Inventor
勝之 渡邉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meidensha Corp
Original Assignee
Meidensha Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meidensha Corp filed Critical Meidensha Corp
Priority to JP2006263708A priority Critical patent/JP4923918B2/en
Publication of JP2008086127A publication Critical patent/JP2008086127A/en
Application granted granted Critical
Publication of JP4923918B2 publication Critical patent/JP4923918B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Inverter Devices (AREA)

Description

本発明は、2台の電圧形インバータ装置の出力をそれぞれ並列接続して負荷を駆動するインバータ装置の並列運転装置に係り、特に出力相間の横流防止技術に関する。   The present invention relates to a parallel operation device for an inverter device in which outputs of two voltage source inverter devices are connected in parallel to drive a load, and more particularly to a technique for preventing a cross current between output phases.

インバータ装置の並列運転装置は、電流制御を行う3相の電圧形インバータ装置の容量を拡大するために、例えば2台のPWMインバータの出力相ごとに並列接続した構成とする。この並列運転装置の要部回路構成例を図5に示す。   In order to expand the capacity of the three-phase voltage source inverter device that performs current control, the parallel operation device of the inverter device is configured to be connected in parallel for each output phase of two PWM inverters, for example. FIG. 5 shows a circuit configuration example of a main part of this parallel operation device.

図5において、電圧形インバータ装置は、直流電源1を共通電源とし、半導体スイッチとダイオードを逆並列接続した6アームをブリッジ接続したインバータ装置2A、2Bで構成し、それぞれの交流出力端には3相リアクトル3A、3B、さらには出力トランス4A,4Bを介して並列接続し、共通の交流負荷5を駆動する。   In FIG. 5, the voltage source inverter device is composed of inverter devices 2A and 2B in which a DC power source 1 is used as a common power source and six arms in which semiconductor switches and diodes are connected in antiparallel are bridge-connected, and each AC output terminal has 3 The phase reactors 3A and 3B and the output transformers 4A and 4B are connected in parallel to drive the common AC load 5.

並列運転のための制御装置6は、交流負荷5の速度制御やトルク制御を行うための制御系をもち、これら制御系の出力を電流指令とする電流制御回路とPWM演算部によりインバータの出力電圧をPWM制御する。   The control device 6 for parallel operation has a control system for performing speed control and torque control of the AC load 5, and the output voltage of the inverter is controlled by a current control circuit that uses the output of these control systems as a current command and a PWM calculation unit. Is PWM controlled.

図5の制御装置には電流制御回路とPWM演算部の演算ブロックのみを示し、与えられる電流指令Iu*、Iw*に対して、2相分の電流検出器を使用して検出したインバータ装置2A,2BのU,W相出力電流Iu1,Iw1,Iu2,Iw2との偏差を求め、これら偏差を比例積分(PI)演算してU,W相の電圧制御信号を得、さらにこれら電圧制御信号を加算および反転してV相の電圧制御信号を得、これらU,V,W相の電圧制御信号を各コンパレータでキャリア(三角波)信号と大小比較することでPWM波形のゲート信号を得る。これらゲート信号Gu1(Gx1)、Gv1(Gy1)、Gw1(Gz1)、Gu2(Gx2)、Gv2(Gy2)、Gw2(Gz2)でインバータ装置2A,2Bの各半導体スイッチをオン/オフ制御する。   The control device of FIG. 5 shows only the current control circuit and the calculation block of the PWM calculation unit, and the inverter device 2A detected using a current detector for two phases with respect to the given current commands Iu * and Iw *. , 2B U and W phase output currents Iu1, Iw1, Iu2, and Iw2 are obtained, and the deviation is proportionally integrated (PI) to obtain U and W phase voltage control signals. A V-phase voltage control signal is obtained by addition and inversion, and the U, V, and W-phase voltage control signals are compared with a carrier (triangular wave) signal by each comparator to obtain a PWM waveform gate signal. These gate signals Gu1 (Gx1), Gv1 (Gy1), Gw1 (Gz1), Gu2 (Gx2), Gv2 (Gy2), and Gw2 (Gz2) are used to control the semiconductor switches of the inverter devices 2A and 2B.

このような並列運転装置において、直流リンク側を直接接続しようとすると、図6のような電流経路が生じる。しかし、この経路には適度なインピーダンスが存在しないことに加えて、インバータ装置間の電流調整回路がないため、交流側の電源や負荷に流れて有効に仕事をしない循環電流(横流)が流れてしまう。この循環電流を抑制するため、交流側に絶縁トランス4A,4Bを設けるか、相間リアクトルを設け、あるいは零相成分を大きく設計した3相リアクトル3A,3Bを設ける。   In such a parallel operation apparatus, when the DC link side is directly connected, a current path as shown in FIG. 6 is generated. However, in addition to the fact that there is no moderate impedance in this path, there is no current adjustment circuit between the inverter devices, so there is a circulating current (cross current) that flows through the AC power supply and load and does not work effectively. End up. In order to suppress this circulating current, insulating transformers 4A and 4B are provided on the AC side, interphase reactors are provided, or three-phase reactors 3A and 3B having a large designed zero-phase component are provided.

なお、横流を抑制する電流調整方式としては、一方のインバータ装置の出力電流を自装置の電流フィードバック信号とすると共に、他方のインバータ装置の電流指令とするものがある(例えば、特許文献1参照)。
特開2002−262577号公報
In addition, as a current adjustment method for suppressing the cross current, there is a method in which the output current of one inverter device is used as a current feedback signal of the own device and the current command of the other inverter device (see, for example, Patent Document 1). .
JP 2002-262577 A

前記のように、直流リンクと交流側をそれぞれ直接接続しようとすると、図6のような電流経路が生じる。しかし、この経路には適度なインピーダンスが存在しないことに加えて、電流調整回路がないため、交流側の電源や負荷に流れて有効に仕事をしない循環電流(横流)が流れてしまう。この循環電流を抑制するため、交流側に高価で大型の絶縁トランスや相間リアクトル、あるいは零相成分を大きく設計した3相リアクトルが必要となる。   As described above, when the DC link and the AC side are directly connected, a current path as shown in FIG. 6 is generated. However, in addition to the fact that there is no appropriate impedance in this path, there is no current adjustment circuit, so that a circulating current (cross current) that flows to the AC power supply or load and does not work effectively flows. In order to suppress this circulating current, an expensive and large insulating transformer, an interphase reactor, or a three-phase reactor having a large designed zero-phase component is required on the AC side.

また、前記の電流調整回路を設ける場合には、インバータ装置間で電流制御ループが形成されやすく、外乱に対して不安定な電流制御になるおそれがある。また、図6において、電流検出を行っていない相間の横流を防止するには、各インバータ装置の各相別にそれぞれ電流検出器を設け、相別の電流制御演算回路による相別の制御が必要となる。   Further, when the current adjusting circuit is provided, a current control loop is easily formed between the inverter devices, and there is a possibility that the current control becomes unstable against disturbance. In FIG. 6, in order to prevent cross current between phases where current detection is not performed, a current detector is provided for each phase of each inverter device, and phase-specific control by a phase-specific current control arithmetic circuit is required. Become.

本発明の目的は、比較的小型で安価な3相リアクトルを使って、安定した横流抑制ができるインバータ装置の並列運転装置を提供することにある。   An object of the present invention is to provide a parallel operation device of an inverter device that can stably suppress cross current using a relatively small and inexpensive three-phase reactor.

本発明は、前記の課題を解決するため、交流側には一般的な3相リアクトルを接続し、電流検出器と制御回路の少しの増設で横流を抑制するようにしたもので、以下の構成を特徴とする。   In order to solve the above-mentioned problems, the present invention connects a general three-phase reactor on the AC side, and suppresses the cross current by adding a few current detectors and a control circuit. It is characterized by.

)直流電源を共通とする2台の電圧形インバータ装置の出力に3相リアクトルを介挿してそれぞれ並列接続して負荷を駆動し、各インバータ装置の制御装置は、各インバータ装置の共通のU,W相電流指令Iu*,Iw*と個々のU,W相電流検出値との偏差を比例積分演算してU,W相の電圧制御信号を得、両電圧制御信号からV相の電圧制御信号を得るインバータ装置の並列運転装置において、
前記制御装置は、両インバータ装置で検出したV相電流の偏差が値「0」となるように、両方のインバータ装置のV相の電圧制御信号を比例制御で相補的に補正する手段を備えたことを特徴とする。
( 1 ) The outputs of two voltage source inverter devices that share a DC power source are connected in parallel via three-phase reactors to drive the load, and the control device for each inverter device The deviation between the U and W phase current commands Iu * and Iw * and the individual U and W phase current detection values is proportionally integrated to obtain a U and W phase voltage control signal, and the V phase voltage is obtained from both voltage control signals. In the parallel operation device of the inverter device for obtaining the control signal,
The control device includes means for complementarily correcting the V-phase voltage control signals of both inverter devices by proportional control so that the deviation of the V-phase current detected by both inverter devices becomes the value “0”. It is characterized by that.

)直流電源を共通とする2台の電圧形インバータ装置の出力に3相リアクトルを介挿してそれぞれ並列接続して負荷を駆動し、各インバータ装置の制御装置は、各インバータ装置の共通のU,W相電流指令Iu*,Iw*と個々のU,W相電流検出値との偏差を比例積分演算してU,W相の電圧制御信号を得、両電圧制御信号からV相の電圧制御信号を得るインバータ装置の並列運転装置において、
前記制御装置は、両インバータ装置で検出したV相電流の偏差が値「0」となるように、両方のインバータ装置のV相の電圧制御信号を比例制御で独立的に補正する手段を備えたことを特徴とする。
( 2 ) The outputs of two voltage source inverter devices that share a DC power source are connected in parallel through three-phase reactors, respectively, to drive the load. The deviation between the U and W phase current commands Iu * and Iw * and the individual U and W phase current detection values is proportionally integrated to obtain a U and W phase voltage control signal, and the V phase voltage is obtained from both voltage control signals. In the parallel operation device of the inverter device for obtaining the control signal,
The control device includes means for independently correcting the V-phase voltage control signals of both inverter devices by proportional control so that the deviation of the V-phase current detected by both inverter devices becomes the value “0”. It is characterized by that.

以上のとおり、本発明によれば、電流制御を行っている3相の電圧形インバータ装置の並列運転に、交流側の絶縁用のトランスや相間リアクトル、あるいは零相成分を大きく設計した3相リアクトルを用意することなく、電流検出器と簡単な制御回路の追加で安定した横流抑制ができる。   As described above, according to the present invention, a three-phase reactor in which an AC-side insulating transformer, an interphase reactor, or a zero-phase component is greatly designed for parallel operation of a three-phase voltage source inverter device performing current control. Without adding a current detector, the addition of a current detector and a simple control circuit enables stable cross current suppression.

(実施形態1)
図1は、本実施形態を示す要部回路構成図であり、図5と同等のものは同一符号で示す。
(Embodiment 1)
FIG. 1 is a main part circuit configuration diagram showing the present embodiment, and components equivalent to those in FIG. 5 are denoted by the same reference numerals.

インバータ装置2A,2Bの3相出力側には一般的な3相リアクトル3A,3Bを介挿して交流負荷5に給電する。このうち、一方のインバータ装置2Aの3相出力の零相電流Iz1を検出する零相変流器7を設ける。   Power is supplied to the AC load 5 through the three-phase reactors 3A and 3B on the three-phase output sides of the inverter devices 2A and 2B. Among these, the zero-phase current transformer 7 for detecting the three-phase output zero-phase current Iz1 of the inverter device 2A is provided.

制御装置6は、図5と異なる部分は、電流検出を行っていないインバータ装置2AのV相電圧指令を零相電流Iz1の比例制御で補正する点にある。この比例制御は、零相変流器7で検出した零相電流Iz1に対してゲインKpをもつ増幅器8で増幅し、この値でV相の電圧制御信号を補正する。   The control device 6 is different from FIG. 5 in that the V-phase voltage command of the inverter device 2A not performing current detection is corrected by proportional control of the zero-phase current Iz1. In this proportional control, the zero-phase current Iz1 detected by the zero-phase current transformer 7 is amplified by the amplifier 8 having a gain Kp, and the V-phase voltage control signal is corrected by this value.

以上の構成において、インバータ装置2A、2BのU、W相については、電流指令Iu*、Iw*を共通の電流指令とし、それぞれの電流検出によるPI制御によって横流は抑制される。電流検出を行っていないV相間に横流が発生しようとすると、上記の補正制御により、V相間の横流が零相電流Iz1として現れ、制御装置6ではV相電圧制御信号を抑制し、インバータ装置2A,2BのV相間の横流を値「0」に抑制する。   In the above configuration, for the U and W phases of the inverter devices 2A and 2B, the current commands Iu * and Iw * are used as a common current command, and cross current is suppressed by PI control based on the respective current detection. If a cross current is to be generated between the V phases for which current detection is not performed, the cross current between the V phases appears as a zero phase current Iz1 by the above correction control, and the control device 6 suppresses the V phase voltage control signal, and the inverter device 2A. , 2B, the cross current between the V phases is suppressed to the value “0”.

したがって、本実施形態によれば、交流側の絶縁用のトランスや相間リアクトル、あるいは零相成分を大きく設計した3相リアクトルを用意することなく、1つの零相変流器の追加と、比較的小型で安価な3相リアクトルを使って横流抑制ができる。しかも、インバータ装置2A、2Bの個々の電流制御は独立的に行われることから、安定した横流抑制ができる。   Therefore, according to the present embodiment, the addition of one zero-phase current transformer, relatively without preparing a transformer for insulation on the AC side, an interphase reactor, or a three-phase reactor with a large designed zero-phase component, Cross current can be suppressed using a small and inexpensive three-phase reactor. In addition, since individual current control of the inverter devices 2A and 2B is performed independently, stable cross current suppression can be performed.

(実施形態2)
図2は、本実施形態を示す要部回路構成図であり、図1と異なる部分は、零相変流器7に代えて、インバータ装置2A,2BのV相電流を検出する電流検出器9A,9Bを設け、増幅器8の入力を両電流検出器9A,9Bの検出電流の差分信号とする点にある。
(Embodiment 2)
FIG. 2 is a circuit diagram of the main part showing the present embodiment, and the part different from FIG. , 9B, and the input of the amplifier 8 is used as a differential signal of the detected currents of both current detectors 9A, 9B.

この構成により、電流検出を行っていないインバータ装置2AのV相電流とインバータ2BのV相電流の差を横流として検出し、この横流を0とするように、電流検出を行っていないインバータ装置2AのV相電圧指令を比例制御で補正する。   With this configuration, the difference between the V-phase current of the inverter device 2A not performing current detection and the V-phase current of the inverter 2B is detected as a cross current, and the current is not detected so that the cross current is zero. The V phase voltage command is corrected by proportional control.

本実施形態においても、実施形態1と同等の作用効果を得ることができる。しかも、インバータ装置2A,2BのU,V、W相電流をほぼ完全に一致させることができる。   Also in the present embodiment, it is possible to obtain the same effects as those of the first embodiment. In addition, the U, V, and W phase currents of the inverter devices 2A and 2B can be matched almost completely.

(実施形態3)
図3は、本実施形態を示す要部回路構成図であり、図2と異なる部分は、増幅器8の出力によるインバータ装置2AのV相電圧制御信号の補正に加えて、増幅器8の出力を反転増幅器10で反転増幅し、この出力でインバータ装置2BのV相電圧制御信号を補正する点にある。
(Embodiment 3)
FIG. 3 is a circuit diagram of a main part showing the present embodiment. The difference from FIG. 2 is that the output of the amplifier 8 is inverted in addition to the correction of the V-phase voltage control signal of the inverter device 2A by the output of the amplifier 8. The amplifier 10 is inverted and amplified, and this output corrects the V-phase voltage control signal of the inverter device 2B.

したがって、本実施形態によれば、実施形態1,2と同様の作用効果を得ることができる。しかも、実施形態2ではインバータ装置2Aのみの補正を行うが、本実施形態では2台がバランスして相補的に補正を行うことになる。   Therefore, according to the present embodiment, it is possible to obtain the same effects as those of the first and second embodiments. Moreover, in the second embodiment, only the inverter device 2A is corrected, but in this embodiment, the two devices are balanced and corrected in a complementary manner.

(実施形態4)
図4は、本実施形態を示す要部回路構成図であり、図2と異なる部分は、電流検出を行っていないインバータ装置2AのV相電流を2個の電流検出器9A,9Cで検出し、インバータ装置2BのV相電流を2個の電流検出器9B,9Dで検出し、制御装置6では各電流検出器で検出した電流の差を横流とし、増幅器8と11でそれぞれ独立にこの横流を0とするように、インバータ装置2A,2BのV相電圧制御信号を比例制御で補正する点にある。
(Embodiment 4)
FIG. 4 is a circuit diagram of the main part showing the present embodiment. The difference from FIG. 2 is that the V-phase current of the inverter device 2A not performing current detection is detected by the two current detectors 9A and 9C. The V-phase current of the inverter device 2B is detected by the two current detectors 9B and 9D, and the control device 6 determines the difference between the currents detected by the current detectors as a cross current. The V-phase voltage control signal of the inverter devices 2A and 2B is corrected by proportional control so as to be zero.

本実施形態によれば、実施形態1〜3と同様の作用効果を得ることができる。しかも、実施形態2ではインバータ装置2Aか2Bのどちらかに横流補正用の増幅器が実装されることになり、0に近い微少なアナログ電圧信号線を引き回さなければならないが、本実施形態では個別に増幅器を持つため、微少なアナログ電圧信号線を引き回す必要がない。   According to this embodiment, the same effect as Embodiments 1-3 can be obtained. Moreover, in the second embodiment, an amplifier for cross current correction is mounted on either the inverter device 2A or 2B, and a minute analog voltage signal line close to 0 must be routed. In this embodiment, Since the amplifier is individually provided, it is not necessary to route a minute analog voltage signal line.

本発明の実施形態1を示す要部回路構成図。The principal part circuit block diagram which shows Embodiment 1 of this invention. 本発明の実施形態2を示す要部回路構成図。The principal part circuit block diagram which shows Embodiment 2 of this invention. 本発明の実施形態3を示す要部回路構成図。The principal part circuit block diagram which shows Embodiment 3 of this invention. 本発明の実施形態4を示す要部回路構成図。The principal part circuit block diagram which shows Embodiment 4 of this invention. 従来の並列運転装置の回路構成例。The circuit structural example of the conventional parallel operation apparatus. V相の横流説明図。V-phase cross flow explanatory diagram.

符号の説明Explanation of symbols

1 直流電源
2A,2B インバータ装置
3A、3B 3相リアクトル
6 制御装置
7 零相変流器
8、11 増幅器
9A、9B 電流検出器
10 反転増幅器
DESCRIPTION OF SYMBOLS 1 DC power supply 2A, 2B Inverter apparatus 3A, 3B Three-phase reactor 6 Control apparatus 7 Zero phase current transformer 8, 11 Amplifier 9A, 9B Current detector 10 Inverting amplifier

Claims (2)

直流電源を共通とする2台の電圧形インバータ装置の出力に3相リアクトルを介挿してそれぞれ並列接続して負荷を駆動し、各インバータ装置の制御装置は、各インバータ装置の共通のU,W相電流指令Iu*,Iw*と個々のU,W相電流検出値との偏差を比例積分演算してU,W相の電圧制御信号を得、両電圧制御信号からV相の電圧制御信号を得るインバータ装置の並列運転装置において、
前記制御装置は、両インバータ装置で検出したV相電流の偏差が値「0」となるように、両方のインバータ装置のV相の電圧制御信号を比例制御で相補的に補正する手段を備えたことを特徴とするインバータ装置の並列運転装置。
The outputs of two voltage source inverter devices that share a DC power supply are connected in parallel by interposing three-phase reactors, respectively, and the load is driven. The control device of each inverter device has a common U, W for each inverter device. The deviation between the phase current commands Iu * and Iw * and the individual U and W phase current detection values is proportionally integrated to obtain a U and W phase voltage control signal, and the V phase voltage control signal is obtained from both voltage control signals. In the parallel operation device of the inverter device to obtain,
The control device includes means for complementarily correcting the V-phase voltage control signals of both inverter devices by proportional control so that the deviation of the V-phase current detected by both inverter devices becomes the value “0”. A parallel operation device for an inverter device.
直流電源を共通とする2台の電圧形インバータ装置の出力に3相リアクトルを介挿してそれぞれ並列接続して負荷を駆動し、各インバータ装置の制御装置は、各インバータ装置の共通のU,W相電流指令Iu*,Iw*と個々のU,W相電流検出値との偏差を比例積分演算してU,W相の電圧制御信号を得、両電圧制御信号からV相の電圧制御信号を得るインバータ装置の並列運転装置において、
前記制御装置は、両インバータ装置で検出したV相電流の偏差が値「0」となるように、両方のインバータ装置のV相の電圧制御信号を比例制御で独立的に補正する手段を備えたことを特徴とするインバータ装置の並列運転装置。
The outputs of two voltage source inverter devices that share a DC power supply are connected in parallel by interposing three-phase reactors, respectively, and the load is driven. The control device of each inverter device has a common U, W for each inverter device. The deviation between the phase current commands Iu * and Iw * and the individual U and W phase current detection values is proportionally integrated to obtain a U and W phase voltage control signal, and the V phase voltage control signal is obtained from both voltage control signals. In the parallel operation device of the inverter device to obtain,
The control device includes means for independently correcting the V-phase voltage control signals of both inverter devices by proportional control so that the deviation of the V-phase current detected by both inverter devices becomes the value “0”. A parallel operation device for an inverter device.
JP2006263708A 2006-09-28 2006-09-28 Inverter device parallel operation device Expired - Fee Related JP4923918B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006263708A JP4923918B2 (en) 2006-09-28 2006-09-28 Inverter device parallel operation device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006263708A JP4923918B2 (en) 2006-09-28 2006-09-28 Inverter device parallel operation device

Publications (2)

Publication Number Publication Date
JP2008086127A JP2008086127A (en) 2008-04-10
JP4923918B2 true JP4923918B2 (en) 2012-04-25

Family

ID=39356407

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006263708A Expired - Fee Related JP4923918B2 (en) 2006-09-28 2006-09-28 Inverter device parallel operation device

Country Status (1)

Country Link
JP (1) JP4923918B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2941107B1 (en) * 2009-01-09 2015-08-14 Hispano Suiza Sa ELECTRICAL SYSTEM FOR STARTING THE ENGINES OF AN AIRCRAFT
FR3010593B1 (en) 2013-09-11 2017-05-19 Schneider Toshiba Inverter Europe Sas SYSTEM FOR CONTROLLING AN ELECTRICAL CHARGE
KR101491933B1 (en) 2013-11-19 2015-02-09 엘에스산전 주식회사 Apparatus for controlling paralleled inverter
KR101950302B1 (en) * 2014-07-23 2019-02-20 엘에스산전 주식회사 Parallel operation control method of medium voltage inverter
KR101695546B1 (en) 2015-06-01 2017-01-12 엘에스산전 주식회사 Parallel driving inverter system
JP6739649B2 (en) * 2017-07-21 2020-08-12 三菱電機株式会社 Power conversion device and power conversion system

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2777491B2 (en) * 1991-08-20 1998-07-16 三菱電機株式会社 Interphase reactor multiplex inverter
JP2846203B2 (en) * 1992-12-09 1999-01-13 三菱電機株式会社 Parallel multiple inverter device
JP4483102B2 (en) * 2001-03-01 2010-06-16 富士電機ホールディングス株式会社 Parallel operation control method for voltage type inverter
JP2002335695A (en) * 2001-05-10 2002-11-22 Meidensha Corp Motor driving inverter device
JP3732772B2 (en) * 2001-10-22 2006-01-11 株式会社日立製作所 Power converter
JP3812726B2 (en) * 2001-12-11 2006-08-23 富士電機システムズ株式会社 Control method and apparatus for parallel-connected power converter
JP2004364351A (en) * 2003-06-02 2004-12-24 Fuji Electric Holdings Co Ltd Control method of interconnected inverter parallel system

Also Published As

Publication number Publication date
JP2008086127A (en) 2008-04-10

Similar Documents

Publication Publication Date Title
JP4578568B2 (en) AC motor control device
JP4448855B2 (en) Power converter
US10666163B2 (en) Electric-power conversion apparatus
JP6138276B2 (en) Power conversion apparatus, motor drive apparatus including the same, blower including the same, compressor, air conditioner including them, refrigerator, and refrigerator
JP2008199709A (en) Inverter control device and AC motor control device
JP4945499B2 (en) Single-phase voltage type AC / DC converter
JP4918483B2 (en) Inverter device
JP2016158323A (en) Harmonic restraint device with active filter
KR950012301B1 (en) Elevator control
JP5351390B2 (en) Power converter
JP4923918B2 (en) Inverter device parallel operation device
JP6876585B2 (en) Power converter and power conversion system
CN106253730B (en) Power conversion device and current detection method
JP5211953B2 (en) Power converter
JP6018792B2 (en) Power converter control method
JP6392708B2 (en) Self-excited power converter
JP2017225214A (en) Parallel operation control method and parallel operation control device for three-phase inverter
WO2018078807A9 (en) Power conversion device and harmonic suppression device
JPWO2014167719A1 (en) Power conversion apparatus, motor drive apparatus including the same, blower including the same, compressor, air conditioner including them, refrigerator, and refrigerator
JP5768957B2 (en) Control device for three-phase V-connection inverter
JP5861259B2 (en) Voltage error compensation method for serial multiple PWM inverter device
JP5967832B2 (en) Semiconductor power converter
JP7802137B2 (en) Power Conversion Device
WO2015008401A1 (en) Control device for three-phase four-wire inverter
JP2025083124A (en) Power conversion device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090709

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111028

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111101

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111212

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20111212

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120110

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120123

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150217

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4923918

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees