Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP5035452B2 - Solid-state imaging device - Google Patents
[go: Go Back, main page]

JP5035452B2 - Solid-state imaging device - Google Patents

Solid-state imaging device Download PDF

Info

Publication number
JP5035452B2
JP5035452B2 JP2011152624A JP2011152624A JP5035452B2 JP 5035452 B2 JP5035452 B2 JP 5035452B2 JP 2011152624 A JP2011152624 A JP 2011152624A JP 2011152624 A JP2011152624 A JP 2011152624A JP 5035452 B2 JP5035452 B2 JP 5035452B2
Authority
JP
Japan
Prior art keywords
layer
solid
state imaging
imaging device
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2011152624A
Other languages
Japanese (ja)
Other versions
JP2011238953A (en
Inventor
圭司 田谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2011152624A priority Critical patent/JP5035452B2/en
Publication of JP2011238953A publication Critical patent/JP2011238953A/en
Application granted granted Critical
Publication of JP5035452B2 publication Critical patent/JP5035452B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Solid State Image Pick-Up Elements (AREA)
  • Element Separation (AREA)
  • Thin Film Transistor (AREA)

Description

本発明は、半導体基板の複数の層に各種の素子を形成する半導体装置において、複数の層の間を有効に絶縁分離できる分離層を設けた固体撮像装置に関し、特に裏面照射型の固体撮像装置に関するものである。 The present invention provides a semiconductor device for forming a variety of elements into a plurality of layers of the semiconductor substrate, it relates to a solid-state imaging equipment in which a separation layer capable of effectively insulating isolation between the plurality of layers, in particular back-illuminated solid-state those related to the imaging equipment.

従来より、CCDイメージセンサやCMOSイメージセンサ等の固体撮像装置では、半導体基板の片面側にフォトダイオード等の光電変換素子やこの光電変換素子で生成した信号電荷を読み出すためのCCDレジスタやトランジスタ回路といった各種の素子を集積し、光電変換素子の受光部で受光した光を画素信号に変換して出力するような構成となっている。
しかし、このような固体撮像装置では、半導体基板の片面に素子が集中する構成であるので、特に各画素における光電変換素子の受光面積が他の素子の配置スペースに制約され、受光感度を阻害する要因となったり、固体撮像装置の小型化や多画素化を図る上での障害となってしまう。
そこで、このような課題を解決する構成として、半導体基板の片面(裏面)に光電変換素子の受光部を設け、反対側の面にトランジスタ等の素子やその配線等を配置したものが提案されている。このような固体撮像装置を、いわゆる裏面照射型の固体撮像装置という(例えば特許文献1参照)。
Conventionally, in a solid-state imaging device such as a CCD image sensor or a CMOS image sensor, a photoelectric conversion element such as a photodiode on one side of a semiconductor substrate, a CCD register or a transistor circuit for reading a signal charge generated by the photoelectric conversion element, etc. Various elements are integrated, and the light received by the light receiving portion of the photoelectric conversion element is converted into a pixel signal and output.
However, in such a solid-state imaging device, since the elements are concentrated on one side of the semiconductor substrate, the light receiving area of the photoelectric conversion element in each pixel is restricted by the arrangement space of other elements, and the light receiving sensitivity is hindered. This may be a factor or an obstacle to downsizing and increasing the number of pixels of the solid-state imaging device.
Therefore, as a configuration for solving such a problem, a structure in which a light receiving portion of a photoelectric conversion element is provided on one surface (back surface) of a semiconductor substrate and an element such as a transistor or its wiring is disposed on the opposite surface is proposed. Yes. Such a solid-state imaging device is called a so-called back-illuminated solid-state imaging device (see, for example, Patent Document 1).

特開2003−31785号公報JP 2003-31785 A

しかしながら、上述のような裏面照射型の固体撮像装置では、半導体基板の裏面側に形成した光電変換素子と、表面側に形成したトランジスタ等の電気的な分離が困難であった。
このため、トランジスタで発生した電子が、光電変換素子側に回り込んで偽信号になったり、逆に光電変換素子側で光電変換した電子がトランジスタの動作特性に影響を与えたりすることになり、特性的な問題を引き起こしていた。
なお、このような課題は裏面照射型の固体撮像装置に限らず、半導体基板中に複数の素子層を形成する半導体装置において、各素子層の間を絶縁分離する場合にも必要となるものである。
However, in the backside illumination type solid-state imaging device as described above, it is difficult to electrically separate the photoelectric conversion element formed on the back surface side of the semiconductor substrate and the transistor formed on the front surface side.
For this reason, electrons generated in the transistor wrap around to the photoelectric conversion element side to become a false signal, or conversely, electrons converted photoelectrically on the photoelectric conversion element side will affect the operating characteristics of the transistor, It was causing characteristic problems.
Such a problem is not limited to a back-illuminated solid-state imaging device, and is also necessary for insulating and separating each element layer in a semiconductor device in which a plurality of element layers are formed in a semiconductor substrate. is there.

そこで本発明は、半導体基板の複数の層に各種の素子を形成する半導体装置において複数の層の間を有効に絶縁分離することができる固体撮像装置を提供することを目的とする。 The present invention aims to provide a solid-state imaging equipment capable of effectively insulating isolation between the plurality of layers in a semiconductor device for forming a variety of elements into a plurality of layers of the semiconductor substrate.

上述の目的を達成するため、半導体基板の第1面側に形成される光電変換素子を含む第1の素子層と、半導体基板の第2面側に形成される画素トランジスタを含む第2の素子層と、半導体基板の第1の素子層と第2の素子層の境界部であって、光電変換素子と画素トランジスタとの間に、不純物イオンのイオン注入によって形成された素子分離層と、半導体基板の第2面上に形成される各種信号線を構成する配線層と、を有し、素子分離層は、酸化膜で構成され、素子分離層は電荷を通すための欠落部を有することを特徴とする。 To achieve the above object, a first element layer including a photoelectric conversion element formed on the first surface side of the semiconductor substrate and a second element including a pixel transistor formed on the second surface side of the semiconductor substrate. An isolation layer formed by ion implantation of impurity ions between the photoelectric conversion element and the pixel transistor at a boundary portion between the first element layer and the second element layer of the semiconductor substrate, and the semiconductor A wiring layer that constitutes various signal lines formed on the second surface of the substrate, the element isolation layer is formed of an oxide film, and the element isolation layer has a missing portion for passing electric charge. Features.

本発明の固体撮像装置によれば、半導体基板の光電変換素子を形成した第1面側の第1の素子層と、各種回路素子を形成した第2面側の第2の素子層の境界部に不純物イオンのイオン注入による素子分離層を設けたことから、基板の両面に設けられる2つの素子層を有効かつ容易に絶縁分離でき、光電変換素子と各種回路素子との間の信号電荷の不正な漏洩を防止して、特性の良好な固体撮像装置を提供できる効果がある。 According to the solid-state imaging device of the present invention, the boundary between the first element layer on the first surface side where the photoelectric conversion element of the semiconductor substrate is formed and the second element layer on the second surface side where various circuit elements are formed. Since the element isolation layer is formed by ion implantation of impurity ions, the two element layers provided on both sides of the substrate can be effectively and easily separated and signal charges between the photoelectric conversion element and various circuit elements are improper. It is possible to prevent solid leakage and to provide a solid-state imaging device with good characteristics.

本発明の実施例による固体撮像装置の製造工程を示す断面図である。It is sectional drawing which shows the manufacturing process of the solid-state imaging device by the Example of this invention. 本発明の実施例による固体撮像装置の製造工程を示す断面図である。It is sectional drawing which shows the manufacturing process of the solid-state imaging device by the Example of this invention. 本発明の実施例による固体撮像装置の製造工程を示す断面図である。It is sectional drawing which shows the manufacturing process of the solid-state imaging device by the Example of this invention. 本発明の実施例による固体撮像装置の製造工程を示す断面図である。It is sectional drawing which shows the manufacturing process of the solid-state imaging device by the Example of this invention.

本発明の実施の形態では、半導体基板の片面(裏面)に集中的に光電変換素子(フォトダイオード)の受光部を配置し、その反対側の面(表面)に画素トランジスタ等の回路を形成し、その上に配線層を配置した裏面照射型の固体撮像装置において、受光部側と回路側との素子分離層を所定のマスクパターンを介した酸素イオン注入と、その後の熱処理によって半導体基板中に酸化膜を形成することにより実現する。
具体的には、例えばSOI基板のような支持基板部(絶縁体層)の上にシリコン層を設けた半導体基板に対し、シリコン基板(表面)側から光電変換素子層、素子分離層としての酸素イオン注入層、画素トランジスタ等の回路層を順次形成し、その後、シリコン層上に配線層を形成する。そして、裏面側の絶縁体層を除去することにより、シリコン層の受光部を露出させ、薄型のシリコン基板よりなる固体撮像装置を形成できる。なお、酸素イオンに対する熱処理は、例えば他のイオン注入領域の熱拡散工程やアルミ配線の焼結等に必要な熱処理を併用することにより、新たな熱処理工程を設けることなく、酸素イオンによる熱酸化のための熱処理を行うことができる。
なお、本発明で用いる半導体基板とは、上述のようなSOI基板やこのSOI基板から支持基板部を除去することにより形成される薄型のシリコン基板、さらには、各種の半導体製造に用いられる種々の半導体層を有する基板を広く含む意味であり、このような基板の半導体層に厚み方向に形成される複数の素子層の間を分離するための構造として広く適用できるものである。
In the embodiment of the present invention, a light receiving portion of a photoelectric conversion element (photodiode) is intensively arranged on one surface (back surface) of a semiconductor substrate, and a circuit such as a pixel transistor is formed on the opposite surface (front surface). In a back-illuminated solid-state imaging device having a wiring layer disposed thereon, the element isolation layers on the light receiving unit side and the circuit side are implanted into the semiconductor substrate by oxygen ion implantation through a predetermined mask pattern and subsequent heat treatment. This is realized by forming an oxide film.
Specifically, for example, an oxygen as a photoelectric conversion element layer and an element separation layer from a silicon substrate (surface) side with respect to a semiconductor substrate in which a silicon layer is provided on a support substrate portion (insulator layer) such as an SOI substrate. Circuit layers such as an ion implantation layer and a pixel transistor are sequentially formed, and then a wiring layer is formed on the silicon layer. Then, by removing the insulator layer on the back surface side, the light receiving portion of the silicon layer is exposed, and a solid-state imaging device made of a thin silicon substrate can be formed. The heat treatment for oxygen ions can be performed by thermal oxidation with oxygen ions without providing a new heat treatment step by using, for example, a heat diffusion step in another ion implantation region or a heat treatment necessary for sintering an aluminum wiring. Heat treatment can be performed.
The semiconductor substrate used in the present invention is an SOI substrate as described above, a thin silicon substrate formed by removing the support substrate portion from the SOI substrate, and various types used for various semiconductor manufacturing. It means that a substrate having a semiconductor layer is widely included, and can be widely applied as a structure for separating a plurality of element layers formed in the thickness direction on the semiconductor layer of such a substrate.

図1〜図4は本発明の実施例による固体撮像装置の製造工程を示す断面図である。
まず、図1では、SOI基板10のシリコン層10Aの所定の深さ領域に光電変換素子層として複数のフォトダイオード11を形成する。なお、本実施例の固体撮像装置はエリアセンサであり、フォトダイオード11は所定パターンの2次元配列で形成されている。このフォトダイオードの形成工程は、従来の固体撮像装置と同様である。
次に、図2では、シリコン層10Aの光電変換素子層の上層に酸素のイオン注入を行い、基板の厚み方向に並んで形成される複数の素子層の間を分離する素子分離層12を形成する。このイオン注入は、フォトレジスト等の所定のマスクパターンを用いたフォトリソグラフィ、エッチング技術を用いることにより、フォトダイオードと画素トランジスタ回路との導通に必要な部分はイオンを注入せずに、部分的に欠落した状態の素子分離層12で形成する。また、注入するイオンとしては、例えばO+イオンを用いることができ、さらに酸素を含む化合物イオンを用いてもよい。
1 to 4 are cross-sectional views showing a manufacturing process of a solid-state imaging device according to an embodiment of the present invention.
First, in FIG. 1, a plurality of photodiodes 11 are formed as photoelectric conversion element layers in a predetermined depth region of the silicon layer 10 </ b> A of the SOI substrate 10. Note that the solid-state imaging device of this embodiment is an area sensor, and the photodiodes 11 are formed in a two-dimensional array with a predetermined pattern. The formation process of this photodiode is the same as that of the conventional solid-state imaging device.
Next, in FIG. 2, oxygen ion implantation is performed on the upper layer of the photoelectric conversion element layer of the silicon layer 10 </ b> A to form an element isolation layer 12 that separates a plurality of element layers formed side by side in the thickness direction of the substrate. To do. In this ion implantation, by using photolithography and etching techniques using a predetermined mask pattern such as a photoresist, a portion necessary for conduction between the photodiode and the pixel transistor circuit is partially implanted without implanting ions. The missing element isolation layer 12 is formed. As ions to be implanted, for example, O + ions can be used, and further compound ions containing oxygen may be used.

次に、図3では、シリコン層10Aの最上層に回路素子層として画素トランジスタ回路14等を形成する。なお、画素トランジスタとしては、フォトダイオードによって生成した信号電荷をフローティングデフュージョン部に転送する転送トランジスタと、フローティングデフュージョン部の電位を画素信号に変換する増幅トランジスタと、画素信号の出力タイミングを選択する選択トランジスタと、フローティングデフュージョン部の電位をリセットするリセットトランジスタ等の各MOSトランジスタであり、その形成工程は従来の固体撮像装置と同様である。
次に、このシリコン層10Aの上にゲート絶縁膜16、ゲート電極18、層間絶縁膜20、配線膜22等の上層膜をパターン形成する。この形成工程も従来の固体撮像装置と同様である。
Next, in FIG. 3, the pixel transistor circuit 14 and the like are formed as circuit element layers on the uppermost layer of the silicon layer 10A. As the pixel transistor, a transfer transistor that transfers signal charges generated by the photodiode to the floating diffusion portion, an amplification transistor that converts the potential of the floating diffusion portion into a pixel signal, and an output timing of the pixel signal are selected. Each of the MOS transistors such as a selection transistor and a reset transistor that resets the potential of the floating diffusion portion is formed in the same manner as a conventional solid-state imaging device.
Next, an upper layer film such as the gate insulating film 16, the gate electrode 18, the interlayer insulating film 20, and the wiring film 22 is patterned on the silicon layer 10A. This formation process is the same as that of the conventional solid-state imaging device.

そして、図4において、半導体基板10の表裏を反転し、絶縁体層10BをCMP等によって除去することで、フォトダイオード11の受光部を露出させる。
なお、このようなフォトダイオード11の受光部上には、さらに保護膜等を介してカラーフィルタやオンチップレンズ等が装着されることになるが、これらは従来の固体撮像装置と同様であるので、説明は省略する。
また、上述した酸素イオン注入後の工程において、成膜等に必要な種々の熱処理が行われるが、この熱処理によってイオン注入領域が加熱処理され、酸素イオン注入により生じた結晶欠陥の回復や、より良質な酸化膜の形成を行うことができる。なお、この場合の熱処理は、他の成膜等に必要な熱処理を援用するだけでなく、酸素イオン注入領域のための専用の熱処理工程を追加し、最適な条件で行うようにしてもよい。
Then, in FIG. 4, the front and back of the semiconductor substrate 10 are reversed, and the insulator layer 10B is removed by CMP or the like, thereby exposing the light receiving portion of the photodiode 11.
Note that a color filter, an on-chip lens, and the like are further mounted on the light receiving portion of the photodiode 11 via a protective film or the like, but these are the same as those of the conventional solid-state imaging device. The description is omitted.
Further, in the process after the oxygen ion implantation described above, various heat treatments necessary for film formation and the like are performed. The ion implantation region is heat-treated by this heat treatment, recovery of crystal defects caused by the oxygen ion implantation, and more. A high-quality oxide film can be formed. Note that the heat treatment in this case may be performed not only by using a heat treatment necessary for other film formation, but also by adding a dedicated heat treatment step for the oxygen ion implantation region and under optimum conditions.

なお、以上の実施例では、酸素イオンを用いて素子分離層を形成したが、電荷の漏れ込みを防ぐことができる層であれば酸化イオン以外の不純物イオンによって素子分離層を形成してもよい。
また、実施例では、SOI基板を用いた例を説明したが、他の半導体基板を用いてもよいものである。すなわち、本発明で用いる半導体基板とは、上述のようなSOI基板やこのSOI基板から支持基板部を除去することにより形成される薄型のシリコン基板、さらには、各種の半導体製造に用いられる種々の半導体層を有する基板を広く含むものとする。
また、本発明は上述のような画素トランジスタを有するCMOS型の固体撮像装置に限らず、CCD型の固体撮像装置にも応用が可能であり、さらに、固体撮像装置以外の半導体装置の製造方法にも広く適用できるものである。
In the above embodiment, the element isolation layer is formed using oxygen ions. However, the element isolation layer may be formed using impurity ions other than oxide ions as long as the layer can prevent charge leakage. .
In the embodiment, the example using the SOI substrate has been described, but another semiconductor substrate may be used. That is, the semiconductor substrate used in the present invention is an SOI substrate as described above, a thin silicon substrate formed by removing the support substrate portion from the SOI substrate, and various types used for various semiconductor manufacturing. A substrate having a semiconductor layer is widely included.
The present invention can be applied not only to a CMOS solid-state image pickup device having a pixel transistor as described above but also to a CCD solid-state image pickup device, and further to a method for manufacturing a semiconductor device other than a solid-state image pickup device. Is also widely applicable.

10……SOI基板、11……フォトダイオード、12……素子分離層、14……画素トランジスタ回路、16……ゲート絶縁膜、18……ゲート電極、20……層間絶縁膜、22……配線膜 DESCRIPTION OF SYMBOLS 10 ... SOI substrate, 11 ... Photodiode, 12 ... Element isolation layer, 14 ... Pixel transistor circuit, 16 ... Gate insulating film, 18 ... Gate electrode, 20 ... Interlayer insulating film, 22 ... Wiring film

Claims (1)

半導体基板の第1面側に形成される光電変換素子を含む第1の素子層と、
前記半導体基板の第2面側に形成される画素トランジスタを含む第2の素子層と、
前記半導体基板の第1の素子層と第2の素子層の境界部であって、前記光電変換素子と前記画素トランジスタとの間に、不純物イオンのイオン注入によって形成された素子分離層と、
前記半導体基板の第2面上に形成される各種信号線を構成する配線層と、
を有し、
前記素子分離層は、酸化膜で構成され、前記素子分離層は電荷を通すための欠落部を有する
ことを特徴とする固体撮像装置。
A first element layer including a photoelectric conversion element formed on the first surface side of the semiconductor substrate;
A second element layer including a pixel transistor formed on the second surface side of the semiconductor substrate;
An element isolation layer formed by ion implantation of impurity ions between the photoelectric conversion element and the pixel transistor at a boundary between the first element layer and the second element layer of the semiconductor substrate;
Wiring layers constituting various signal lines formed on the second surface of the semiconductor substrate;
Have
The solid-state imaging device , wherein the element isolation layer is formed of an oxide film, and the element isolation layer has a missing portion for allowing electric charges to pass therethrough.
JP2011152624A 2011-07-11 2011-07-11 Solid-state imaging device Expired - Fee Related JP5035452B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011152624A JP5035452B2 (en) 2011-07-11 2011-07-11 Solid-state imaging device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011152624A JP5035452B2 (en) 2011-07-11 2011-07-11 Solid-state imaging device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2004248633A Division JP4815769B2 (en) 2004-08-27 2004-08-27 Solid-state imaging device and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2011238953A JP2011238953A (en) 2011-11-24
JP5035452B2 true JP5035452B2 (en) 2012-09-26

Family

ID=45326526

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011152624A Expired - Fee Related JP5035452B2 (en) 2011-07-11 2011-07-11 Solid-state imaging device

Country Status (1)

Country Link
JP (1) JP5035452B2 (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04130665A (en) * 1990-09-20 1992-05-01 Fujitsu Ltd Solid state image sensor
JP2003204057A (en) * 2002-01-10 2003-07-18 Nikon Corp Back-illuminated imaging device, aberration measurement device, position measurement device, projection exposure device, method of manufacturing back-illuminated imaging device, and device manufacturing method

Also Published As

Publication number Publication date
JP2011238953A (en) 2011-11-24

Similar Documents

Publication Publication Date Title
JP5537523B2 (en) Solid-state imaging device
CN102629617B (en) Solid-state imaging device
JP5812692B2 (en) Method for manufacturing solid-state imaging device
US8390043B2 (en) Solid-state imaging device with stress-relieving silicide blocking layer and electronic apparatus comprising said solid-state device
JP5487798B2 (en) Solid-state imaging device, electronic apparatus, and manufacturing method of solid-state imaging device
JP5784167B2 (en) Method for manufacturing solid-state imaging device
TW201630173A (en) Solid-state image pickup device and method for manufacturing a solid-state image pickup device
CN102082155B (en) Solid-state imaging device, image capturing apparatus, semiconductor device and method of manufacturing the same
JP2013012556A (en) Solid-state image pickup device, manufacturing method of the same and electronic apparatus
JP2012199489A (en) Solid state image pickup device, solid state image pickup device manufacturing method and electronic apparatus
JP2013012551A (en) Solid-state imaging apparatus, method of manufacturing solid-state imaging apparatus, and electronic apparatus
CN103545329A (en) Solid-state imaging device, method of manufacturing solid-state imaging device, and electronic device
CN101826543A (en) Solid-state image capture device and manufacturing method thereof
US20160013228A1 (en) Solid-state imaging device and method for manufacturing solid-state imaging device
JP2017054890A (en) Solid state image pickup device and method for manufacturing solid state image pickup device
CN101826539B (en) Solid-state image capturing device, method of manufacturing solid-state image capturing device, and image capturing apparatus
CN104821324A (en) Solid-state imaging device and method of manufacturing solid-state imaging device
WO2010134147A1 (en) Solid state imaging element
JP4479729B2 (en) Solid-state imaging device, electronic module, and electronic device
JP5682150B2 (en) Solid-state imaging device, manufacturing method thereof, and imaging apparatus
JP2016082067A (en) Solid-state imaging device and method for manufacturing solid-state imaging device
JP4815769B2 (en) Solid-state imaging device and manufacturing method thereof
JP5035452B2 (en) Solid-state imaging device
WO2011101935A1 (en) Solid-state image pickup element and method for manufacturing same
JP4115446B2 (en) Manufacturing method of CMOS image sensor

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A132

Effective date: 20120403

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120511

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120605

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120618

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150713

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150713

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees