Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP5205840B2 - Manufacturing method of semiconductor substrate - Google Patents
[go: Go Back, main page]

JP5205840B2 - Manufacturing method of semiconductor substrate - Google Patents

Manufacturing method of semiconductor substrate Download PDF

Info

Publication number
JP5205840B2
JP5205840B2 JP2007178003A JP2007178003A JP5205840B2 JP 5205840 B2 JP5205840 B2 JP 5205840B2 JP 2007178003 A JP2007178003 A JP 2007178003A JP 2007178003 A JP2007178003 A JP 2007178003A JP 5205840 B2 JP5205840 B2 JP 5205840B2
Authority
JP
Japan
Prior art keywords
single crystal
oxide film
substrate
semiconductor
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2007178003A
Other languages
Japanese (ja)
Other versions
JP2009016637A (en
Inventor
孝夫 阿部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Priority to JP2007178003A priority Critical patent/JP5205840B2/en
Publication of JP2009016637A publication Critical patent/JP2009016637A/en
Application granted granted Critical
Publication of JP5205840B2 publication Critical patent/JP5205840B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)
  • Formation Of Insulating Films (AREA)

Description

本発明は、SOI(Silicon On Insulator)基板等の、酸化膜上に半導体単結晶層を有する半導体基板の製造方法に関する。   The present invention relates to a method for manufacturing a semiconductor substrate having a semiconductor single crystal layer on an oxide film, such as an SOI (Silicon On Insulator) substrate.

半導体素子用の基板の一つとして、絶縁膜であるシリコン酸化膜の上にシリコン層(以下、SOI層と呼ぶことがある)を形成したSOI(Silicon On Insulator)基板がある。このSOI基板は、デバイス作製領域となる基板表層部のSOI層が埋め込み酸化膜層(BOX層)により基板内部と電気的に分離されているため、寄生容量が小さく、耐放射性能力が高いなどの特徴を有する。そのため、高速・低消費電力動作、ソフトエラー防止などの効果が期待され、高性能半導体素子用の基板として有望視されている。   As one of semiconductor device substrates, there is an SOI (Silicon On Insulator) substrate in which a silicon layer (hereinafter also referred to as an SOI layer) is formed on a silicon oxide film that is an insulating film. This SOI substrate has a small parasitic capacitance and high radiation resistance because the SOI layer on the surface layer of the substrate, which is a device manufacturing region, is electrically separated from the inside of the substrate by a buried oxide film layer (BOX layer). Has characteristics. Therefore, effects such as high-speed and low-power consumption operation and prevention of soft errors are expected, and it is promising as a substrate for high-performance semiconductor elements.

このSOI基板を製造する代表的な方法として、ウェーハ貼り合わせ法やSIMOX法が挙げられる。ウェーハ貼り合わせ法は、例えば2枚の単結晶シリコン基板(シリコンウェーハ)のうちの一方の表面に熱酸化膜を形成した後、この形成した熱酸化膜を介して2枚のウェーハを密着させ、結合熱処理を施すことによって結合力を高め、その後に片方のウェーハ(SOI層を形成するウェーハ(以下、ボンドウェーハ))を鏡面研磨等により薄膜化することによってSOI基板を製造する方法である。この薄膜化の方法としては、ボンドウェーハを所望の厚さまで研削、研磨する方法や、ボンドウェーハの内部に水素イオンまたは希ガスイオンの少なくとも1種類を注入してイオン注入層を形成しておき、貼り合わせた後にイオン注入層においてボンドウェーハを剥離するイオン注入剥離法と呼ばれる方法等がある。
一方、SIMOX法は、単結晶シリコン基板の内部に酸素をイオン注入し、その後に高温熱処理(酸化膜形成熱処理)を行って注入した酸素とシリコンとを反応させてBOX層を形成することによってSOI基板を製造する方法である。
Typical methods for manufacturing this SOI substrate include a wafer bonding method and a SIMOX method. In the wafer bonding method, for example, after forming a thermal oxide film on one surface of two single crystal silicon substrates (silicon wafers), the two wafers are brought into close contact with each other through the formed thermal oxide film, This is a method for producing an SOI substrate by increasing the bonding force by performing a bonding heat treatment, and then thinning one of the wafers (a wafer for forming an SOI layer (hereinafter referred to as a bond wafer)) by mirror polishing or the like. As this thinning method, a bond wafer is ground and polished to a desired thickness, or at least one of hydrogen ions or rare gas ions is implanted into the bond wafer to form an ion implantation layer, There is a method called an ion implantation separation method in which the bond wafer is separated from the ion implantation layer after bonding.
On the other hand, in the SIMOX method, oxygen is ion-implanted into a single crystal silicon substrate, and then a high temperature heat treatment (oxide film formation heat treatment) is performed to react the implanted oxygen and silicon to form a BOX layer. A method for manufacturing a substrate.

近年、SOI基板の主要な用途であるCMOS−LSI等においては、素子の微細化及び高集積化の傾向はますます著しくなっており、数年前まで100nm程度で超薄膜と称されていたものも、今ではさして驚くに値するものではなくなってしまった。現在、超薄膜SOI層として求められている平均膜厚は100nmを大きく下回り、数10nmにもなっている。同時に、BOX層の薄膜化の要求も高まっており、2015年頃には、10nmのSOI層と10nmのBOX層が要求されることが予想され、その際の膜厚均一性としては±0.1nmレベルが必要とされる。   In recent years, in CMOS-LSI, which is the main application of SOI substrates, the trend toward miniaturization and high integration of devices has become more and more significant, and what was called an ultra-thin film about 100 nm until several years ago. But now it is no longer surprising. At present, the average film thickness required for an ultra-thin SOI layer is much less than 100 nm and is several tens of nm. At the same time, the demand for thinning the BOX layer is also increasing. Around 2015, it is expected that a 10 nm SOI layer and a 10 nm BOX layer will be required, and the film thickness uniformity at that time is ± 0.1 nm. A level is required.

形成されるSOI層とBOX層の品質や膜厚の自由度や均一性を考慮すると、前述した現行のSOI基板の製造方法の中では、イオン注入剥離法が最も有望であるが、10nmのSOI層を得るためには、それよりも厚いSOI層を形成した後に、犠牲酸化処理を行なって膜厚調整する必要があるため、工程が複雑となりコスト高は避けられない上、イオン注入剥離法を用いても、SOI層の膜厚均一性は、特許文献1に記載されている様に、現状では±0.6nmレベル(標準偏差σ=0.2nm)が限度である。   In consideration of the quality of the SOI layer and the BOX layer to be formed, the degree of freedom and uniformity of the film thickness, the ion implantation delamination method is the most promising among the above-described current SOI substrate manufacturing methods, but a 10 nm SOI In order to obtain a layer, it is necessary to adjust the film thickness by performing sacrificial oxidation after forming a thicker SOI layer, so the process becomes complicated and the cost is unavoidable. Even if it is used, the film thickness uniformity of the SOI layer is limited to ± 0.6 nm level (standard deviation σ = 0.2 nm) at present as described in Patent Document 1.

国際公開公報第WO03/009386号パンフレットInternational Publication No. WO03 / 009386 Pamphlet

本発明はこのような問題に鑑みてなされたもので、半導体単結晶基板の表面に、超薄膜で高い膜厚均一性を有する酸化膜と半導体単結晶層が形成された半導体基板を、低コストで製造する方法を提供することを目的とする。   The present invention has been made in view of such a problem. A semiconductor substrate in which an oxide film having a high film thickness uniformity and a semiconductor single crystal layer are formed on the surface of a semiconductor single crystal substrate is manufactured at low cost. It aims at providing the method of manufacturing by.

上記目的達成のため、本発明は、半導体単結晶基板の表面に酸化膜と半導体単結晶層とを順次形成することによって、酸化膜上に半導体単結晶層を有する半導体基板を製造する方法であって、少なくとも、前記半導体単結晶基板に酸化性溶液またはその気体を接触させることにより、前記半導体単結晶基板の表面に前記半導体単結晶基板とエピタキシャルな関係を保持した酸化膜を形成する工程と、前記酸化膜上に半導体単結晶層をエピタキシャル成長する工程とを有することを特徴とする半導体基板の製造方法を提供する。 In order to achieve the above object, the present invention is a method of manufacturing a semiconductor substrate having a semiconductor single crystal layer on an oxide film by sequentially forming an oxide film and a semiconductor single crystal layer on the surface of the semiconductor single crystal substrate. Forming an oxide film having an epitaxial relationship with the semiconductor single crystal substrate on the surface of the semiconductor single crystal substrate by contacting at least an oxidizing solution or a gas thereof with the semiconductor single crystal substrate; that provides a method of manufacturing a semiconductor substrate, characterized by a step of epitaxially growing a semiconductor single crystal layer on the oxide film.

このように、まず、半導体単結晶基板に酸化性溶液またはその気体を接触させることにより、半導体単結晶基板の表面に半導体単結晶基板とエピタキシャルな関係を保持した酸化膜を形成する。そして、このような、半導体単結晶基板とエピタキシャルな関係を保持した酸化膜を形成すれば、該酸化膜上に、下地の半導体単結晶基板と同じ方位を有する半導体単結晶層をエピタキシャル成長することができる。その結果、酸化膜上に半導体単結晶層を有する半導体基板を製造することができる。
尚、本明細書中において「半導体単結晶基板とエピタキシャルな関係を保持した酸化膜」とは、その酸化膜上に半導体単結晶基板と同一の結晶構造を有する半導体単結晶層をエピタキシャル成長できる程度の構造を有する酸化膜を意味する。
また、このような工程を有する半導体基板の製造方法であれば、この他にイオン注入や二枚の基板の貼り合わせ等の特別な工程を必要とせず、きわめて簡単な工程によって、超薄膜、高膜厚均一性の半導体単結晶層を有する半導体基板を、低コストで製造することができる。
In this manner, first, an oxide film that maintains an epitaxial relationship with the semiconductor single crystal substrate is formed on the surface of the semiconductor single crystal substrate by bringing the oxidizing solution or the gas into contact with the semiconductor single crystal substrate. If such an oxide film having an epitaxial relationship with the semiconductor single crystal substrate is formed, a semiconductor single crystal layer having the same orientation as the underlying semiconductor single crystal substrate can be epitaxially grown on the oxide film. it can. As a result, a semiconductor substrate having a semiconductor single crystal layer on an oxide film can be manufactured.
In this specification, “an oxide film having an epitaxial relationship with a semiconductor single crystal substrate” means that a semiconductor single crystal layer having the same crystal structure as that of the semiconductor single crystal substrate can be epitaxially grown on the oxide film. It means an oxide film having a structure.
In addition, a semiconductor substrate manufacturing method having such a process does not require any other special process such as ion implantation or bonding of two substrates, and an ultra-thin film, a high A semiconductor substrate having a uniform semiconductor single crystal layer can be manufactured at low cost.

この場合、前記酸化性溶液またはその気体を、共沸濃度とすることが好ましい。
このように、酸化性溶液またはその気体を、共沸濃度のものとすれば、蒸発や凝縮による溶液または気体の濃度の変化がないため、形成する酸化膜の膜厚均一性や膜厚の再現性に優れた酸化膜を得ることができる。
In this case, the oxidizing solution or gas, have preferably be azeotropic concentration.
In this way, if the oxidizing solution or its gas is of an azeotropic concentration, there is no change in the concentration of the solution or gas due to evaporation or condensation. An oxide film with excellent properties can be obtained.

この場合、さらに、前記半導体単結晶基板に前記共沸濃度の酸化性溶液またはその気体を接触させる工程の前に、前記半導体単結晶基板に共沸濃度未満の酸化性溶液またはその気体を接触させる工程を有することが好ましい。
このように、半導体単結晶基板に共沸濃度の酸化性溶液またはその気体を接触させる工程の前に、半導体単結晶基板に共沸濃度未満の酸化性溶液またはその気体を接触させる工程を有することとすれば、厚さが10nm程度以上のような、比較的厚い酸化膜をも形成することができる。
In this case, before the step of bringing the oxidative solution having the azeotropic concentration or the gas into contact with the semiconductor single crystal substrate, the oxidizing solution having the azeotropic concentration or the gas is brought into contact with the semiconductor single crystal substrate. further comprising the step is not preferable.
As described above, the step of bringing the semiconductor single crystal substrate into contact with the oxidizing solution having the azeotropic concentration or the gas before the step of bringing the semiconductor single crystal substrate into contact with the oxidizing solution or the gas having the azeotropic concentration is provided. Then, a relatively thick oxide film having a thickness of about 10 nm or more can be formed.

また、本発明に係る半導体基板の製造方法では、前記半導体単結晶基板を、Si単結晶基板とすることが好ましい。
このように、半導体単結晶基板をSi単結晶基板とすれば、直径300mm以上といった大直径で結晶性にも優れた半導体単結晶基板が比較的容易に得られるため、その表面にエピタキシャルな関係を保持した酸化膜や半導体単結晶層をエピタキシャル成長するのに好適である。
Moreover, the method of manufacturing a semiconductor substrate according to the present invention, the semiconductor single crystal substrate, has the preferable be a Si single crystal substrate.
Thus, if the semiconductor single crystal substrate is a Si single crystal substrate, a semiconductor single crystal substrate having a large diameter of 300 mm or more and excellent crystallinity can be obtained relatively easily. It is suitable for epitaxial growth of the retained oxide film or semiconductor single crystal layer.

また、前記半導体単結晶層を、Si層、SiGe層、Ge層のいずれかとすることが好ましい。
これらの半導体層は、原料ガスの汎用性も高く、半導体単結晶層としての物性も熟知されており、電子デバイスへの適用範囲も広い。
Further, the semiconductor single crystal layer, Si layer, SiGe layer, it is not preferable that either of the Ge layer.
These semiconductor layers have high versatility of source gases, are well known for physical properties as a semiconductor single crystal layer, and have a wide range of applications to electronic devices.

また、前記酸化性溶液またはその気体を、硝酸水溶液またはその気体とすることが好ましい。
このように、酸化性溶液またはその気体として、硝酸水溶液またはその気体を用いれば、その強い酸化力により、より良質な化学酸化膜を形成することができる。
Further, the oxidizing solution or gas, have preferably be a nitric acid solution or a gas.
Thus, if a nitric acid aqueous solution or its gas is used as the oxidizing solution or its gas, a higher quality chemical oxide film can be formed by its strong oxidizing power.

本発明によれば、その膜厚が例えば10nmレベル程度以下のような極めて薄い超薄膜であり、かつ、例えば±0.1nmレベルのような高い膜厚均一性を有する半導体単結晶層(SOI層等)を酸化膜(BOX層)上に有する半導体基板を簡単な工程により得ることができる。その結果、次世代の高性能デバイスを作製することが可能な半導体基板を極めて低コストで提供することができる。   According to the present invention, a semiconductor single crystal layer (SOI layer) having a very thin ultrathin film whose thickness is about 10 nm or less and high film thickness uniformity such as ± 0.1 nm level, for example. Etc.) can be obtained by a simple process on the oxide film (BOX layer). As a result, a semiconductor substrate capable of manufacturing a next-generation high-performance device can be provided at an extremely low cost.

以下、本発明について詳細に説明する。
前述のように、SOI基板におけるSOI層とBOX層の薄膜化への要求はますます著しくなり、近い将来において10nmのSOI層、10nmのBOX層のような超薄膜SOI構造、±0.1nmレベルの膜厚均一性を有するSOI層が必要とされると予想されるが、現行のSOI基板の製造方法では、上記のような超薄膜SOI構造を得るためにはどうしてもコスト高となる上、その膜厚均一性も要求を満足するレベルに到底達しないものであった。
Hereinafter, the present invention will be described in detail.
As described above, the demand for thinning the SOI layer and the BOX layer in the SOI substrate becomes more and more serious, and in the near future, an ultra-thin SOI structure such as a 10 nm SOI layer and a 10 nm BOX layer, ± 0.1 nm level It is expected that an SOI layer having a uniform film thickness will be required. However, in the current method for manufacturing an SOI substrate, in order to obtain the above ultra-thin SOI structure, the cost is inevitably high. The film thickness uniformity did not reach a level that satisfies the requirements.

本発明者は、Si単結晶基板を酸化性溶液またはその気体に接触させることにより酸化膜(化学酸化膜)を形成すると、熱酸化によって酸化膜(熱酸化膜)を形成する場合などに比べてはるかに低温でありながら、緻密な酸化膜が形成されることに注目した。例えば、共沸濃度の硝酸水溶液にSi単結晶基板を浸漬すると、硝酸の強い酸化力により、約120℃で酸化され、約1時間で1.3nm程度の酸化膜が形成される。このような低温で酸化が行われる理由は、高温が必要な熱酸化ではO分子がシリコン中を拡散するのに対して、硝酸水溶液による酸化では、Oイオンが酸化剤として作用するため低温拡散が可能になり、かつ、シリコン結合に対する反応性が高いためと考えられる。
そして、このような低温反応による酸化であれば、シリコン単結晶基板と酸化膜のそれぞれのもつ熱膨張係数の大きな違いによる熱ストレスがないため、シリコン単結晶基板の結晶構造を保持した酸化膜を形成することができ、この酸化膜上にシリコンをエピタキシャル成長することが可能になることに想到し、本発明を完成させた。
The inventor forms an oxide film (chemical oxide film) by bringing a Si single crystal substrate into contact with an oxidizing solution or its gas, compared with a case where an oxide film (thermal oxide film) is formed by thermal oxidation. It was noted that a dense oxide film is formed at a much lower temperature. For example, when a Si single crystal substrate is immersed in an azeotropic nitric acid aqueous solution, it is oxidized at about 120 ° C. due to the strong oxidizing power of nitric acid, and an oxide film of about 1.3 nm is formed in about 1 hour. The reason why oxidation is performed at such a low temperature is that O 2 molecules diffuse in silicon in thermal oxidation that requires high temperature, whereas in the oxidation with nitric acid aqueous solution, O ions act as an oxidizing agent, so the temperature is low. This is considered to be because diffusion is possible and reactivity to silicon bonds is high.
If oxidation is performed by such a low-temperature reaction, there is no thermal stress due to a large difference in thermal expansion coefficient between the silicon single crystal substrate and the oxide film. The present invention has been completed by conceiving that silicon can be epitaxially grown on this oxide film.

以下、本発明について図面を参照しながらさらに詳細に説明するが、本発明はこれらに限定されるものではない。
図1(a)〜(c)は、本発明に係る半導体基板の製造方法の一例を示すフロー図である。
Hereinafter, the present invention will be described in more detail with reference to the drawings, but the present invention is not limited thereto.
1A to 1C are flowcharts showing an example of a method for manufacturing a semiconductor substrate according to the present invention.

まず、図1(a)のように、表面に酸化膜及び半導体単結晶層を順次形成するための半導体単結晶基板11を準備する。
この半導体単結晶基板11としては、Si単結晶基板を用いることが好ましいが、Geや化合物半導体などの半導体単結晶基板を用いることもできる。
First, as shown in FIG. 1A, a semiconductor single crystal substrate 11 for sequentially forming an oxide film and a semiconductor single crystal layer on the surface is prepared.
As the semiconductor single crystal substrate 11, a Si single crystal substrate is preferably used, but a semiconductor single crystal substrate such as Ge or a compound semiconductor can also be used.

次に、上記で準備した半導体単結晶基板11に、酸化性溶液またはその気体を接触させる。
例えば、半導体単結晶基板11を、酸化膜を形成するための酸化性溶液またはその気体を満たした処理槽に投入し、所定温度で所定時間保持することによって、表面上に酸化膜12を形成する(図1(b))。
このとき、酸化性溶液を用いれば、処理槽の構成をより簡単なものとすることができるが、酸化性溶液の気体(酸化性溶液の蒸気)に曝す方法をとることもできる。
Next, the oxidizing solution or its gas is brought into contact with the semiconductor single crystal substrate 11 prepared above.
For example, the semiconductor single crystal substrate 11 is put into a treatment tank filled with an oxidizing solution for forming an oxide film or its gas, and held at a predetermined temperature for a predetermined time, thereby forming the oxide film 12 on the surface. (FIG. 1 (b)).
At this time, if an oxidizing solution is used, the configuration of the treatment tank can be made simpler, but a method of exposing to an oxidizing solution gas (oxidizing solution vapor) can also be adopted.

この酸化性溶液またはその気体としては、硝酸水溶液を用いることが、その強い酸化力により、より良質な化学酸化膜を形成することができるので好ましい。ただし、これに限定されるものではなく、例えば、硫酸、オゾン溶解水、過酸化水素水、塩酸と過酸化水素水との混合溶液、硫酸と過酸化水素水との混合溶液、硫酸と硝酸との混合溶液、王水等やこれらの混合物であってもよい。
酸化性気体を用いる場合は、これらの酸化性溶液の蒸気を用いる。
As this oxidizing solution or its gas, it is preferable to use an aqueous nitric acid solution because a high-quality chemical oxide film can be formed by its strong oxidizing power. However, it is not limited to this, for example, sulfuric acid, ozone-dissolved water, hydrogen peroxide solution, a mixed solution of hydrochloric acid and hydrogen peroxide solution, a mixed solution of sulfuric acid and hydrogen peroxide solution, sulfuric acid and nitric acid A mixed solution of the above, aqua regia and the like or a mixture thereof may be used.
When an oxidizing gas is used, the vapor of these oxidizing solutions is used.

このようにして形成された酸化膜(化学酸化膜)12は、半導体単結晶基板11とエピタキシャルな関係を保持している。このため、この酸化膜12上に半導体単結晶層をエピタキシャル成長することが可能である。   The oxide film (chemical oxide film) 12 thus formed maintains an epitaxial relationship with the semiconductor single crystal substrate 11. Therefore, it is possible to epitaxially grow a semiconductor single crystal layer on this oxide film 12.

また、上記酸化性溶液またはその気体は、共沸状態を形成する共沸濃度とすることが好ましい。共沸状態とは、ある組成の液体の混合物を加熱して沸騰させた場合、沸点が特定の濃度で極大または極小となり、溶液の組成と蒸気の組成が一致する状態をいう。共沸状態では、蒸発や凝縮による溶液(または蒸気)の濃度の変化がない。従って、共沸濃度の酸化性溶液またはその気体を用いて半導体単結晶基板を酸化した場合、形成される酸化膜の膜厚均一性や膜厚の再現性がよい。   Moreover, it is preferable that the oxidizing solution or the gas thereof has an azeotropic concentration that forms an azeotropic state. The azeotropic state refers to a state where, when a liquid mixture having a certain composition is heated to boiling, the boiling point becomes maximum or minimum at a specific concentration, and the composition of the solution and the composition of the vapor coincide. In the azeotropic state, there is no change in the concentration of the solution (or vapor) due to evaporation or condensation. Therefore, when the semiconductor single crystal substrate is oxidized using an azeotropic oxidizing solution or its gas, the film thickness uniformity and the film thickness reproducibility of the formed oxide film are good.

尚、厚さが10nm程度以上のような比較的厚い酸化膜を形成する場合には、共沸濃度未満の酸化性溶液またはその気体(酸化力を有する成分の濃度が、共沸濃度の場合より低いもの)を接触させる工程を行った後に、上記のように、共沸濃度の酸化性溶液またはその気体を接触させる工程を行うことが好ましい。このような工程を有するものとすれば、共沸濃度の酸化性溶液またはその気体を作用させるのみによって酸化膜を形成する場合よりも、短時間で上記のような比較的厚い酸化膜を形成することができる。この理由は必ずしも完全に解明されているわけではないが、酸化性溶液の濃度により形成される酸化膜の質(原子密度など)のわずかな違い等によるものと考えられている。   In the case of forming a relatively thick oxide film having a thickness of about 10 nm or more, an oxidizing solution having a concentration lower than the azeotropic concentration or a gas thereof (the concentration of the component having oxidizing power is the azeotropic concentration). It is preferable to perform a step of contacting an azeotropic oxidizing solution or a gas thereof, as described above, after performing the step of contacting the lower one). With such a process, a relatively thick oxide film as described above is formed in a shorter time than when an oxide film is formed only by allowing an azeotropic oxidizing solution or its gas to act. be able to. The reason for this is not necessarily completely elucidated, but is thought to be due to a slight difference in the quality (atomic density, etc.) of the oxide film formed depending on the concentration of the oxidizing solution.

なお、このとき、二段階に限らず、多段階で、順次低濃度(共沸濃度未満)から高濃度(共沸濃度)に切り替えるようにしてもよい。また、酸化性溶液の濃度を共沸濃度未満から共沸濃度へ連続的に上昇させてもよい。すなわち、共沸濃度未満の溶液を濃縮することにより、連続的に共沸濃度の溶液としてもよい。   At this time, not only two stages but also multiple stages may be sequentially switched from low concentration (less than azeotropic concentration) to high concentration (azeotropic concentration). Further, the concentration of the oxidizing solution may be continuously increased from less than the azeotropic concentration to the azeotropic concentration. That is, a solution having an azeotropic concentration may be continuously obtained by concentrating a solution having an azeotropic concentration.

これらのように、酸化性溶液またはその気体を半導体単結晶基板11に作用させることにより、酸化膜12を所望の膜厚、例えば1〜10nm程度、あるいはそれ以上の膜厚を有するものとして形成することができる。また、酸化膜12の膜厚均一性は高いものを得ることができる。
なお、ここで形成した酸化膜12が、最終的に製造される半導体基板の埋め込み酸化膜(BOX層)となり、その膜厚も反映される。
As described above, by causing the oxidizing solution or the gas to act on the semiconductor single crystal substrate 11, the oxide film 12 is formed to have a desired film thickness, for example, about 1 to 10 nm or more. be able to. In addition, the oxide film 12 having high film thickness uniformity can be obtained.
The oxide film 12 formed here becomes a buried oxide film (BOX layer) of a semiconductor substrate to be finally manufactured, and the film thickness is also reflected.

次に、酸化膜12が形成された半導体単結晶基板11を純水で洗浄した後、スピン乾燥等で乾燥させ、その後、酸化膜12の上に半導体単結晶層13を形成するためのエピタキシャル成長装置に投入し、エピタキシャル成長を行う(図1(c))。
例えば、半導体単結晶層13をSi層とする場合は、原料ガスとしてモノシランガス等のシラン系ガスを供給しながら、例えば、600〜900℃の温度で所定時間保持することによって、Si層を目的とする膜厚まで膜厚均一性よく成長することができる。
Next, the semiconductor single crystal substrate 11 on which the oxide film 12 is formed is washed with pure water and then dried by spin drying or the like, and then an epitaxial growth apparatus for forming the semiconductor single crystal layer 13 on the oxide film 12 And epitaxial growth is performed (FIG. 1C).
For example, in the case where the semiconductor single crystal layer 13 is an Si layer, the Si layer is intended by holding it at a temperature of 600 to 900 ° C. for a predetermined time while supplying a silane-based gas such as monosilane gas as a source gas. The film can be grown with good film thickness uniformity.

半導体単結晶層13は、上記のSi層の他、SiGe層、Ge層等の半導体単結晶層とすることができる。これらの各種半導体単結晶層を成長する場合は、それぞれに対応する半導体単結晶層成長用ガスを適宜選択して使用する。   The semiconductor single crystal layer 13 can be a semiconductor single crystal layer such as a SiGe layer or a Ge layer in addition to the Si layer. When these various semiconductor single crystal layers are grown, a gas for growing a semiconductor single crystal layer corresponding to each is appropriately selected and used.

そして、以上のような工程を経ることによって、半導体単結晶基板11上に酸化膜(埋め込み酸化膜)12が形成され、酸化膜12上に半導体単結晶層13が形成された半導体基板20を製造することができる。
この本発明にかかる半導体基板20の半導体単結晶層13は、膜厚が極めて薄く(例えば10nmレベル以下)、かつ、±0.1nmレベルのような高い膜厚均一性を有するものとすることができる。また、埋め込み酸化膜12は、例えば1〜10nm程度の膜厚を有するものとなり、膜厚均一性も高いものを得ることができる。
Then, the semiconductor substrate 20 in which the oxide film (buried oxide film) 12 is formed on the semiconductor single crystal substrate 11 and the semiconductor single crystal layer 13 is formed on the oxide film 12 is manufactured through the above-described steps. can do.
The semiconductor single crystal layer 13 of the semiconductor substrate 20 according to the present invention has a very thin film thickness (for example, 10 nm level or less) and a high film thickness uniformity such as ± 0.1 nm level. it can. Further, the buried oxide film 12 has a film thickness of, for example, about 1 to 10 nm, and a film with high film thickness uniformity can be obtained.

また、このような工程を有する半導体基板の製造方法であれば、イオン注入や二枚の基板の貼り合わせ等の特別な工程を必要とせず、簡単な工程によって超薄膜、高膜厚均一性の半導体単結晶層13を酸化膜12上に有する半導体基板20を製造することができる。そのため、従来よりも極めて低コストで上記のような半導体基板20を製造することができる。   In addition, a semiconductor substrate manufacturing method having such a process does not require a special process such as ion implantation or bonding of two substrates, and an ultra-thin film and high film thickness uniformity can be achieved by a simple process. A semiconductor substrate 20 having the semiconductor single crystal layer 13 on the oxide film 12 can be manufactured. Therefore, the semiconductor substrate 20 as described above can be manufactured at an extremely low cost as compared with the prior art.

以下、本発明の実施例を示して本発明をより具体的に説明するが、本発明はこれらに限定されるものではない。   EXAMPLES Hereinafter, the present invention will be described more specifically with reference to examples of the present invention, but the present invention is not limited thereto.

(実施例1)
半導体単結晶基板11として、直径200mmのSi単結晶基板を準備した(図1(a)参照)。このSi単結晶基板11の表面に化学酸化膜を形成するため、硝酸濃度68wt%の共沸硝酸水溶液を満たした処理槽中に浸漬し、沸点(121℃)で1時間保持することによって、表面に1.4nmの酸化膜12を形成した(図1(b)参照)。その後、純水リンス、スピン乾燥を行い、枚葉式エピタキシャル成長装置に投入した。
Example 1
A Si single crystal substrate having a diameter of 200 mm was prepared as the semiconductor single crystal substrate 11 (see FIG. 1A). In order to form a chemical oxide film on the surface of the Si single crystal substrate 11, the surface is immersed in a treatment tank filled with an azeotropic nitric acid aqueous solution having a nitric acid concentration of 68 wt% and kept at the boiling point (121 ° C.) for 1 hour. Then, an oxide film 12 having a thickness of 1.4 nm was formed (see FIG. 1B). Thereafter, rinsing with pure water and spin drying were performed, and the resultant was put into a single wafer epitaxial growth apparatus.

Si単結晶基板11を投入したエピタキシャル成長装置を水素雰囲気下で870℃まで昇温した後にモノシランガスを導入し、酸化膜12上に約10nmのエピタキシャルSi層13を形成した。これにより、Si単結晶基板11の一方の主表面の全面に、酸化膜12と単結晶Si層13とが順次形成された半導体基板(SOI基板)20を作製することができた(図1(c)参照)。   The epitaxial growth apparatus in which the Si single crystal substrate 11 was introduced was heated to 870 ° C. in a hydrogen atmosphere and then monosilane gas was introduced to form an epitaxial Si layer 13 having a thickness of about 10 nm on the oxide film 12. Thereby, the semiconductor substrate (SOI substrate) 20 in which the oxide film 12 and the single crystal Si layer 13 were sequentially formed on the entire surface of one main surface of the Si single crystal substrate 11 could be manufactured (FIG. 1 ( c)).

作製されたSOI基板20のSOI層(単結晶Si層)13については、X線回折法、および、透過型電子顕微鏡を用いて評価することによって、単結晶が形成されており、膜厚均一性は±0.1nm以内に入っていることを確認した。   The SOI layer (single crystal Si layer) 13 of the manufactured SOI substrate 20 is evaluated by using an X-ray diffraction method and a transmission electron microscope, and a single crystal is formed. Was confirmed to be within ± 0.1 nm.

(実施例2)
半導体単結晶基板11として、直径200mmのSi単結晶基板を準備した(図1(a)参照)。このSi単結晶基板11の表面に厚さ10nmの化学酸化膜を形成するため、まず、硝酸濃度40wt%の硝酸水溶液を満たした処理槽中に10分間浸漬した後、硝酸濃度68wt%の共沸硝酸水溶液を満たした別の処理槽中に浸漬し、沸点(121℃)で10時間保持することによって、表面に10nmの酸化膜12を形成した(図1(b)参照)。その後、純水リンス、スピン乾燥を行い、枚葉式エピタキシャル成長装置に投入した。
(Example 2)
A Si single crystal substrate having a diameter of 200 mm was prepared as the semiconductor single crystal substrate 11 (see FIG. 1A). In order to form a chemical oxide film having a thickness of 10 nm on the surface of the Si single crystal substrate 11, first, it was immersed for 10 minutes in a treatment tank filled with a nitric acid aqueous solution having a nitric acid concentration of 40 wt%, and then azeotropic with a nitric acid concentration of 68 wt%. It was immersed in another treatment tank filled with an aqueous nitric acid solution and kept at the boiling point (121 ° C.) for 10 hours to form a 10 nm oxide film 12 on the surface (see FIG. 1B). Thereafter, rinsing with pure water and spin drying were performed, and the resultant was put into a single wafer epitaxial growth apparatus.

Si単結晶基板11を投入したエピタキシャル成長装置を水素雰囲気下で870℃まで昇温した後にモノシランガスを導入し、酸化膜12上に約10nmのエピタキシャルSi層13を形成した。これにより、Si単結晶基板11の一方の主表面の全面に、酸化膜12と単結晶Si層13とが順次形成された半導体基板(SOI基板)20を作製することができた(図1(c)参照)。   The epitaxial growth apparatus in which the Si single crystal substrate 11 was introduced was heated to 870 ° C. in a hydrogen atmosphere and then monosilane gas was introduced to form an epitaxial Si layer 13 having a thickness of about 10 nm on the oxide film 12. Thereby, the semiconductor substrate (SOI substrate) 20 in which the oxide film 12 and the single crystal Si layer 13 were sequentially formed on the entire surface of one main surface of the Si single crystal substrate 11 could be manufactured (FIG. 1 ( c)).

作製されたSOI基板20のSOI層(単結晶Si層)13については、X線回折法、および、透過型電子顕微鏡を用いて評価することによって、単結晶が形成されており、膜厚均一性は±0.1nm以内に入っていることを確認した。   The SOI layer (single crystal Si layer) 13 of the manufactured SOI substrate 20 is evaluated by using an X-ray diffraction method and a transmission electron microscope, and a single crystal is formed. Was confirmed to be within ± 0.1 nm.

なお、本発明は、上記実施形態に限定されるものではない。上記実施形態は単なる例示であり、本発明の特許請求の範囲に記載された技術的思想と実質的に同一な構成を有し、同様な作用効果を奏するものは、いかなるものであっても本発明の技術的範囲に包含される。   The present invention is not limited to the above embodiment. The above embodiment is merely an example, and the present invention has the same configuration as that of the technical idea described in the claims of the present invention, and any device that exhibits the same function and effect is the present invention. It is included in the technical scope of the invention.

本発明に係る半導体基板の製造方法の一例を示すフロー図である。It is a flowchart which shows an example of the manufacturing method of the semiconductor substrate which concerns on this invention.

符号の説明Explanation of symbols

11…半導体単結晶基板、 12…酸化膜、 13…半導体単結晶層、
20…半導体基板。
11 ... Semiconductor single crystal substrate, 12 ... Oxide film, 13 ... Semiconductor single crystal layer,
20: Semiconductor substrate.

Claims (5)

半導体単結晶基板の表面に酸化膜と半導体単結晶層とを順次形成することによって、酸化膜上に半導体単結晶層を有する半導体基板を製造する方法であって、少なくとも、
前記半導体単結晶基板に共沸濃度の酸化性溶液またはその気体を接触させることにより、前記半導体単結晶基板の表面に前記半導体単結晶基板とエピタキシャルな関係を保持した酸化膜を形成する工程と、
前記酸化膜上に半導体単結晶層をエピタキシャル成長する工程と
を有することを特徴とする半導体基板の製造方法。
A method of manufacturing a semiconductor substrate having a semiconductor single crystal layer on an oxide film by sequentially forming an oxide film and a semiconductor single crystal layer on a surface of the semiconductor single crystal substrate, comprising:
Forming an oxide film having an epitaxial relationship with the semiconductor single crystal substrate on the surface of the semiconductor single crystal substrate by contacting the semiconductor single crystal substrate with an azeotropic oxidizing solution or a gas thereof;
And a step of epitaxially growing a semiconductor single crystal layer on the oxide film.
前記半導体単結晶基板に前記共沸濃度の酸化性溶液またはその気体を接触させる工程の前に、前記半導体単結晶基板に共沸濃度未満の酸化性溶液またはその気体を接触させる工程を有することを特徴とする請求項に記載の半導体基板の製造方法。 Before contacting the semiconductor single crystal substrate with the azeotropic oxidizing solution or the gas thereof, contacting the semiconductor single crystal substrate with the oxidizing solution or the gas having an azeotropic concentration lower than the semiconductor single crystal substrate. The method for manufacturing a semiconductor substrate according to claim 1 , wherein: 前記半導体単結晶基板を、Si単結晶基板とすることを特徴とする請求項1又は請求項2に記載の半導体基板の製造方法。 3. The method of manufacturing a semiconductor substrate according to claim 1, wherein the semiconductor single crystal substrate is an Si single crystal substrate. 前記半導体単結晶層を、Si層、SiGe層、Ge層のいずれかとすることを特徴とする請求項1ないし請求項のいずれか一項に記載の半導体基板の製造方法。 It said semiconductor single crystal layer, Si layer, SiGe layer, a semiconductor substrate manufacturing method according to any one of claims 1 to 3, characterized in that either a Ge layer. 前記酸化性溶液またはその気体を、硝酸水溶液またはその気体とすることを特徴とする請求項1ないし請求項のいずれか一項に記載の半導体基板の製造方法。 The oxidizing solution or a gas, an aqueous nitric acid solution or the method of manufacturing a semiconductor substrate according to any one of claims 1 to 4, characterized in that its gas.
JP2007178003A 2007-07-06 2007-07-06 Manufacturing method of semiconductor substrate Active JP5205840B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007178003A JP5205840B2 (en) 2007-07-06 2007-07-06 Manufacturing method of semiconductor substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007178003A JP5205840B2 (en) 2007-07-06 2007-07-06 Manufacturing method of semiconductor substrate

Publications (2)

Publication Number Publication Date
JP2009016637A JP2009016637A (en) 2009-01-22
JP5205840B2 true JP5205840B2 (en) 2013-06-05

Family

ID=40357172

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007178003A Active JP5205840B2 (en) 2007-07-06 2007-07-06 Manufacturing method of semiconductor substrate

Country Status (1)

Country Link
JP (1) JP5205840B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102014208815B4 (en) * 2014-05-09 2018-06-21 Siltronic Ag Process for producing a semiconductor wafer made of silicon
JP7247902B2 (en) 2020-01-10 2023-03-29 信越半導体株式会社 Epitaxial wafer manufacturing method
JP7231120B2 (en) 2021-01-25 2023-03-01 信越半導体株式会社 Epitaxial wafer manufacturing method
JP7740146B2 (en) * 2022-07-06 2025-09-17 信越半導体株式会社 Epitaxial wafer manufacturing method
JP2024168899A (en) * 2023-05-25 2024-12-05 信越半導体株式会社 High mobility substrate having .DELTA.-doped layer and method for manufacturing high mobility substrate
JP2025029308A (en) 2023-08-21 2025-03-06 信越半導体株式会社 Method for manufacturing epitaxial wafer

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09162088A (en) * 1995-12-13 1997-06-20 Asahi Chem Ind Co Ltd Semiconductor substrate and production thereof
JP2003303971A (en) * 2002-04-09 2003-10-24 Matsushita Electric Ind Co Ltd Semiconductor substrate and semiconductor device
JP3604018B2 (en) * 2002-05-24 2004-12-22 独立行政法人科学技術振興機構 Method for forming silicon dioxide film on silicon substrate surface, method for forming oxide film on semiconductor substrate surface, and method for manufacturing semiconductor device
JP4095615B2 (en) * 2004-02-16 2008-06-04 光 小林 Method for forming oxide film, semiconductor device, and method for manufacturing semiconductor device
JP5168990B2 (en) * 2007-04-11 2013-03-27 信越半導体株式会社 Manufacturing method of semiconductor substrate

Also Published As

Publication number Publication date
JP2009016637A (en) 2009-01-22

Similar Documents

Publication Publication Date Title
TWI297171B (en) Method for fabricating a germanium on insulator (geoi) type wafer
JP6204216B2 (en) Oxygen monolayer on semiconductor
JP2002305293A (en) Semiconductor member manufacturing method and semiconductor device manufacturing method
CN100487885C (en) Method for manufacturing silicon of insulator
JP5205840B2 (en) Manufacturing method of semiconductor substrate
PT515181E (en) METHOD OF PREPARATION OF SEMICONDUCTOR COMPONENTS
KR100890792B1 (en) Thermal treatment for bonding interface stabilization
KR20100027947A (en) Method for fabricating a semiconductor on insulator substrate with reduced secco defect density
JPH05217893A (en) Method for manufacturing semiconductor substrate
CN108695147A (en) SOI is bonded the preparation method of silicon chip
CN101286442B (en) Method for manufacturing an soi substrate
JP2009105315A (en) Manufacturing method of semiconductor substrate
JP5168990B2 (en) Manufacturing method of semiconductor substrate
JP7224325B2 (en) Semiconductor substrate manufacturing method and semiconductor substrate
CN100433259C (en) Semiconductor substrate and manufacturing method thereof
JP4931212B2 (en) Thin buried oxide by low dose oxygen implantation into modified silicon
JP2010153637A (en) Method of manufacturing laminated wafer
CN103151332B (en) A kind of ONO antifuse unit structure and preparation method thereof
JP2006344865A (en) Soi substrate and method of manufacturing same
JP5254549B2 (en) Semiconductor composite structure
JP4609026B2 (en) Manufacturing method of SOI wafer
JP3302228B2 (en) Method for manufacturing SOI substrate
JP4272607B2 (en) SOI by oxidation of porous silicon
JP5572914B2 (en) Manufacturing method of directly bonded wafer
JP5466668B2 (en) Method for forming a semiconductor composite structure

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100309

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20121025

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121030

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121211

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130122

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130204

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160301

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 5205840

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250