Deprecated: The each() function is deprecated. This message will be suppressed on further calls in /home/zhenxiangba/zhenxiangba.com/public_html/phproxy-improved-master/index.php on line 456
JP5406252B2 - Printed wiring circuit and manufacturing method thereof - Google Patents
[go: Go Back, main page]

JP5406252B2 - Printed wiring circuit and manufacturing method thereof - Google Patents

Printed wiring circuit and manufacturing method thereof Download PDF

Info

Publication number
JP5406252B2
JP5406252B2 JP2011175964A JP2011175964A JP5406252B2 JP 5406252 B2 JP5406252 B2 JP 5406252B2 JP 2011175964 A JP2011175964 A JP 2011175964A JP 2011175964 A JP2011175964 A JP 2011175964A JP 5406252 B2 JP5406252 B2 JP 5406252B2
Authority
JP
Japan
Prior art keywords
layer
adhesive layer
printed wiring
conductor circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2011175964A
Other languages
Japanese (ja)
Other versions
JP2013041868A (en
Inventor
泰司 小川
裕人 渡邉
正和 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujikura Ltd
Original Assignee
Fujikura Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujikura Ltd filed Critical Fujikura Ltd
Priority to JP2011175964A priority Critical patent/JP5406252B2/en
Publication of JP2013041868A publication Critical patent/JP2013041868A/en
Application granted granted Critical
Publication of JP5406252B2 publication Critical patent/JP5406252B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Description

この発明は、高速伝送用に適したプリント配線回路及びその製造方法に関する。   The present invention relates to a printed wiring circuit suitable for high-speed transmission and a manufacturing method thereof.

従来よりプリント配線回路として、品質、特性が安定しており、且つ安価であるという理由から、3層CCL(銅張積層板)が多く使用されている。3層CCLでは、ポリイミド等の絶縁層と導体回路層とを接着剤層を介して接着する。この接着剤層は、接着強度を確保するためにある程度の厚さを必要とする。   Conventionally, as a printed wiring circuit, a three-layer CCL (copper-clad laminate) is often used because of its quality and characteristics being stable and inexpensive. In the three-layer CCL, an insulating layer such as polyimide and a conductor circuit layer are bonded via an adhesive layer. This adhesive layer needs a certain thickness in order to ensure adhesive strength.

一方、近年、通信速度の高速化に伴い、この種のプリント配線回路にも高い周波数特性が要求されるようになってきた。特にマイクロストリップ線路とアース線の間に存在する絶縁体には、誘電損の少ない材料が必要とされる。この点、上述した3層CCLでは、ある程度の厚みを必要とする接着剤層の誘電正接が、ポリイミドのそれよりも遙かに大きいため、高速信号伝送用の用途に適さないという問題がある。   On the other hand, in recent years, with an increase in communication speed, this type of printed wiring circuit has been required to have high frequency characteristics. In particular, an insulator that exists between the microstrip line and the ground line requires a material with low dielectric loss. In this regard, the above-described three-layer CCL has a problem that the dielectric loss tangent of an adhesive layer that requires a certain thickness is much larger than that of polyimide, and is not suitable for high-speed signal transmission.

これらの理由から、従来よりこの誘電正接が比較的低い材料の開発などが行われており、一般的には液晶ポリマー(LCP)などの材料による基板が開発されている。例えば、ポリイミド樹脂を絶縁層とした下記特許文献1に開示されている多層回路基板では、絶縁層上の信号線の上を空気層とするようにして、誘電正接を低くして電気信号の伝播速度をより高速化する構成となっている。   For these reasons, a material having a relatively low dielectric loss tangent has been developed, and in general, a substrate made of a material such as a liquid crystal polymer (LCP) has been developed. For example, in the multilayer circuit board disclosed in the following Patent Document 1 in which polyimide resin is used as an insulating layer, an electric signal is propagated by lowering the dielectric loss tangent so that the signal line on the insulating layer is an air layer. The speed is increased.

特開平11−168279号公報JP-A-11-168279

しかしながら、近年のプリント配線回路の高機能化の進展や要求特性が多岐にわたること、或いは製造コストの低減への要求が大きいことなどを考慮すると、電気的特性のためだけに材料をLCPに変更したり、上記特許文献1のように空気層を設けるなどの構造的変更を行うことは現実的には難しいという問題がある。   However, considering the recent advancement of high-functionality of printed wiring circuits and the wide range of required characteristics, or the great demand for reduction in manufacturing costs, the material is changed to LCP only for electrical characteristics. In addition, there is a problem that it is practically difficult to make structural changes such as providing an air layer as in Patent Document 1.

この発明は、上述した従来技術による問題点を解消し、低コストで電気信号の損失を低減することができるプリント配線回路及びその製造方法を提供することを目的とする。   SUMMARY OF THE INVENTION An object of the present invention is to provide a printed wiring circuit and a method for manufacturing the printed wiring circuit that can eliminate the above-described problems caused by the prior art and can reduce the loss of electric signals at a low cost.

本発明に係るプリント配線回路は、絶縁層と、前記絶縁層の両側に形成された導体回路層と、少なくとも一方の前記導体回路層と前記絶縁層との間に配置され前記導体回路層と前記絶縁層とを接着する接着剤層とを有したプリント配線回路において、前記導体回路層と前記接着剤層との界面が、前記導体回路層がない部分の前記接着剤層の前記絶縁層とは反対側に位置する面よりも、前記絶縁層に近くなっていることを特徴とする。   The printed wiring circuit according to the present invention includes an insulating layer, a conductor circuit layer formed on both sides of the insulating layer, and at least one of the conductor circuit layer and the insulating layer. In a printed wiring circuit having an adhesive layer for bonding an insulating layer, the interface between the conductor circuit layer and the adhesive layer is the insulating layer of the adhesive layer where the conductor circuit layer is not present. It is characterized by being closer to the insulating layer than the surface located on the opposite side.

本発明に係るプリント配線回路によれば、導体回路層と接着剤層との界面が、導体回路層がない部分の接着剤層の、絶縁層とは反対側に位置する面よりも、絶縁層に近くなっている。すなわち、導体回路層と絶縁層の間の接着剤層の厚みが他の部分の厚みよりも薄くなっている。このため、電界が最も集中する導体回路層の下面から絶縁層に至る部分の接着剤層による誘電損を低減させることができる。また、導体回路層は、接着剤層にめり込む形となっており、且つ導体回路層が形成されていない部分の接着剤層の厚みは十分に確保されているので、導体回路層と絶縁層との間の接着強度が低下することも防止することができる。   According to the printed wiring circuit of the present invention, the interface between the conductor circuit layer and the adhesive layer is more insulative than the surface of the adhesive layer in the portion where the conductor circuit layer is not present, which is located on the side opposite to the insulating layer. It is close to. That is, the thickness of the adhesive layer between the conductor circuit layer and the insulating layer is thinner than the thickness of other portions. For this reason, it is possible to reduce the dielectric loss due to the adhesive layer in the portion from the lower surface of the conductor circuit layer where the electric field is most concentrated to the insulating layer. In addition, since the conductor circuit layer is embedded in the adhesive layer, and the thickness of the adhesive layer where the conductor circuit layer is not formed is sufficiently secured, the conductor circuit layer and the insulating layer It is also possible to prevent a decrease in the adhesive strength between the two.

なお、本発明の一つの実施形態においては、前記絶縁層の誘電正接が、前記接着剤層の誘電正接よりも低い。   In one embodiment of the present invention, the dielectric tangent of the insulating layer is lower than the dielectric tangent of the adhesive layer.

また、本発明の他の実施形態においては、前記導体回路層と前記接着剤層との界面と、前記導体回路層がない部分の前記接着剤層の面との厚さ方向の距離が、5μm以下である。   In another embodiment of the present invention, the distance in the thickness direction between the interface between the conductor circuit layer and the adhesive layer and the surface of the adhesive layer where the conductor circuit layer is not provided is 5 μm. It is as follows.

また、本発明の更に他の実施形態においては、前記少なくとも一方の導体回路層が、高速伝送用の信号線である。   In still another embodiment of the present invention, the at least one conductor circuit layer is a signal line for high speed transmission.

本発明に係るプリント配線回路の製造方法は、絶縁層の両側に導体回路層が形成され、少なくとも一方の前記導体回路層と前記絶縁層との間に前記導体回路層と前記接着剤層とを接着する第1の接着剤層を有する配線基板の前記少なくとも一方の導体回路層を所定のパターンに加工し、前記配線基板の前記所定のパターンに加工された導体回路層が形成された面上に第2の接着剤層を介してカバーレイを配置し、前記カバーレイを前記配線基板に熱圧着すると共に前記所定のパターンに加工された導体回路層を前記熱圧着により前記第1の接着剤層側にめり込ませることを特徴とする。   In the printed wiring circuit manufacturing method according to the present invention, conductor circuit layers are formed on both sides of an insulating layer, and the conductor circuit layer and the adhesive layer are provided between at least one of the conductor circuit layers and the insulating layer. Processing the at least one conductor circuit layer of the wiring board having the first adhesive layer to be bonded into a predetermined pattern, on the surface of the wiring board on which the conductor circuit layer processed into the predetermined pattern is formed A cover lay is disposed via a second adhesive layer, the cover lay is thermocompression bonded to the wiring board, and the conductor circuit layer processed into the predetermined pattern is bonded to the first adhesive layer by the thermocompression bonding. It is characterized by being sunk into the side.

本発明に係るプリント配線回路の製造方法によれば、カバーレイを配線基板に熱圧着により積層する際に、第1の接着剤層が熱により軟化して導体回路層が第1の接着剤層側にめり込むことになる。このため、上述のように、接着強度を低下させずに、既存の設備や構造を利用して安価に導体回路層の直下の接着剤層の厚さを薄くして電気信号の損失を低減させることができる。   According to the printed wiring circuit manufacturing method of the present invention, when the coverlay is laminated on the wiring board by thermocompression bonding, the first adhesive layer is softened by heat and the conductor circuit layer becomes the first adhesive layer. You will sink into the side. For this reason, as described above, the thickness of the adhesive layer immediately below the conductor circuit layer is reduced at low cost by using existing facilities and structures without reducing the adhesive strength, thereby reducing the loss of electrical signals. be able to.

本発明によれば、低コストで電気信号の損失を低減させることができる。   According to the present invention, loss of an electric signal can be reduced at low cost.

本発明の第1の実施形態に係るプリント配線回路の構造を示す断面図である。It is sectional drawing which shows the structure of the printed wiring circuit which concerns on the 1st Embodiment of this invention. 同プリント配線回路の製造工程を示すフローチャートである。It is a flowchart which shows the manufacturing process of the printed wiring circuit. 同プリント配線回路を製造工程順に示す断面図である。It is sectional drawing which shows the printed wiring circuit in order of a manufacturing process. 比較例のプリント配線回路の構造を示す断面図である。It is sectional drawing which shows the structure of the printed wiring circuit of a comparative example. 本発明の実施例におけるプリント配線回路の特性インピーダンスと信号線幅との関係を示す図である。It is a figure which shows the relationship between the characteristic impedance and signal line | wire width of a printed wiring circuit in the Example of this invention. 比較例のプリント配線回路の特性インピーダンスと信号線幅との関係を示す図である。It is a figure which shows the relationship between the characteristic impedance and signal line | wire width of the printed wiring circuit of a comparative example. 同実施例におけるプリント配線回路と比較例のプリント配線回路のSパラメータと周波数の関係を示す図である。It is a figure which shows the relationship between S parameter of the printed wiring circuit in the Example, and the printed wiring circuit of a comparative example, and a frequency.

以下、添付の図面を参照して、この発明の実施の形態に係るプリント配線回路及びその製造方法を詳細に説明する。   Hereinafter, a printed wiring circuit and a manufacturing method thereof according to embodiments of the present invention will be described in detail with reference to the accompanying drawings.

[第1の実施形態]
図1は、本発明の第1の実施形態に係るプリント配線回路の構造を示す断面図である。本実施形態に係るプリント配線回路100は、各種信号伝送用の回路に用いられ、例えば高速信号伝送用のマイクロストリップライン構造を備えている。
[First Embodiment]
FIG. 1 is a sectional view showing the structure of a printed wiring circuit according to the first embodiment of the present invention. The printed wiring circuit 100 according to the present embodiment is used in various signal transmission circuits, and has, for example, a microstrip line structure for high-speed signal transmission.

プリント配線回路100は、図1に示すように、3層CCL(銅張積層板)を基本として形成された両面配線基板10と、この両面配線基板10の上面を覆うカバー材20とを備えて形成されている。   As shown in FIG. 1, the printed wiring circuit 100 includes a double-sided wiring board 10 formed on the basis of a three-layer CCL (copper-clad laminate) and a cover material 20 that covers the upper surface of the double-sided wiring board 10. Is formed.

両面配線基板10は、例えば厚さ50μmのポリイミド樹脂(PI)からなる絶縁層1と、この絶縁層1の両面に形成された例えば厚さ10μmのエポキシ系接着剤からなる接着剤層2,3と、これら接着剤層2,3を介して貼り付けられた、例えば厚さ20μmの銅箔からなる導体回路層としての信号線4及び接地電極5とを備えて構成されている。信号線4は、例えば幅150μm程度のマイクロストリップ線である。また、接地電極5は、絶縁層1の下面全面に形成されている。   The double-sided wiring board 10 includes an insulating layer 1 made of, for example, a polyimide resin (PI) having a thickness of 50 μm, and adhesive layers 2 and 3 made of, for example, an epoxy-based adhesive having a thickness of 10 μm formed on both surfaces of the insulating layer 1. And a signal line 4 and a ground electrode 5 as a conductor circuit layer made of, for example, a copper foil having a thickness of 20 μm, which are attached via the adhesive layers 2 and 3. The signal line 4 is a microstrip line having a width of about 150 μm, for example. The ground electrode 5 is formed on the entire lower surface of the insulating layer 1.

一方、カバー材20は、両面配線基板10の信号線4側の面に配置され、ポリイミド樹脂などの絶縁材からなる例えば厚さ25μmのカバーレイ7と、その下面に配置された例えば厚さ30μmのエポキシ系接着剤からなる接着剤層6とを備えて構成されている。   On the other hand, the cover material 20 is disposed on the surface of the double-sided wiring board 10 on the signal line 4 side, and is made of an insulating material such as polyimide resin. And an adhesive layer 6 made of an epoxy adhesive.

信号線4は、カバー材20の熱圧着により、接着剤層2側にめり込んだ構造となっている。すなわち、本例では厚さ10μmの接着剤層2の信号線4がない部分の絶縁層1とは反対側に位置する面2aよりも、信号線4と接着剤層2との界面2bの方が絶縁層1に近くなるようにめり込んでいる。この信号線4のめり込み量は、界面2bを基準にすると、面2aに対して最大で厚さ方向に5μm程度に設定することが望ましい。その理由は次の通りである。すなわち、通常、接着剤層2,3は、8〜10μmの厚みで形成され、接着強度を大幅に低下させないためには、最低でも接着剤層2,3の厚みを5μm以上確保することが望ましいからである。このため、めり込み量は、3〜5μmとなるように調整されていれば、十分な接着強度を確保することができる。また、信号線4は、接着剤層2にめり込んでいるので、両者は確実に接着され、めり込んでいない場合と比べて両者の接着強度は高くなる。   The signal line 4 has a structure that is recessed into the adhesive layer 2 side by thermocompression bonding of the cover material 20. That is, in this example, the interface 2b between the signal line 4 and the adhesive layer 2 is more than the surface 2a located on the opposite side of the insulating layer 1 where the signal line 4 of the adhesive layer 2 having a thickness of 10 μm is not present. Is recessed close to the insulating layer 1. The amount of penetration of the signal line 4 is desirably set to a maximum of about 5 μm in the thickness direction with respect to the surface 2a with reference to the interface 2b. The reason is as follows. That is, normally, the adhesive layers 2 and 3 are formed with a thickness of 8 to 10 μm, and in order not to significantly reduce the adhesive strength, it is desirable to secure the thickness of the adhesive layers 2 and 3 at least 5 μm. Because. For this reason, if the amount of penetration is adjusted so that it may become 3-5 micrometers, sufficient adhesive strength can be ensured. Further, since the signal line 4 is embedded in the adhesive layer 2, both are securely bonded, and the adhesive strength between the two is higher than when the signal line 4 is not embedded.

ここで、絶縁層1を構成するポリイミドと、接着剤層2の接着剤は、一般的に下記表1に示すような物性値を有する。   Here, the polyimide constituting the insulating layer 1 and the adhesive of the adhesive layer 2 generally have physical property values as shown in Table 1 below.

Figure 0005406252
Figure 0005406252

表1によれば、ポリイミドは、接着剤と比べると誘電率及び誘電正接(tanδ)がそれぞれ低いので、伝送損失を抑えることができ高周波特性に優れていることが分かる。なお、ガラス転移温度(Tg)はポリイミドの方が高くなっている。具体的には、物性値に関して、接着剤の誘電率が3.9であるのに対し、ポリイミドの誘電率は3.3であるので、高周波特性に優れている。また、接着剤の誘電正接が0.02であるのに対し、ポリイミドの誘電正接は0.004であるので、誘電損失が小さい。   According to Table 1, since polyimide has low dielectric constant and dielectric loss tangent (tan δ) as compared with the adhesive, it can be understood that transmission loss can be suppressed and high frequency characteristics are excellent. The glass transition temperature (Tg) is higher for polyimide. Specifically, regarding the physical property values, the dielectric constant of the adhesive is 3.9, whereas the dielectric constant of polyimide is 3.3, so that the high frequency characteristics are excellent. In addition, since the dielectric loss tangent of the adhesive is 0.02, whereas the dielectric loss tangent of polyimide is 0.004, the dielectric loss is small.

このように構成されたプリント配線回路100において、信号線4中を電気信号が通る場合、信号線4と接地電極5との間の電気力線9は、図1のようになる。図1から明らかなように、信号線4の下面から接地電極5に向かう部分に電気力線が集中する。このように、マイクロストリップライン構造における電気信号の伝送特性においては、電気力線9が集中している部分(すなわち、信号線4の下側の部分)の材料物性の影響が大きくなる。   In the printed wiring circuit 100 configured as described above, when an electric signal passes through the signal line 4, an electric force line 9 between the signal line 4 and the ground electrode 5 is as shown in FIG. 1. As is clear from FIG. 1, the electric lines of force concentrate on a portion from the lower surface of the signal line 4 toward the ground electrode 5. Thus, in the electric signal transmission characteristics in the microstrip line structure, the influence of the material physical properties of the portion where the electric lines of force 9 are concentrated (that is, the lower portion of the signal line 4) is increased.

このため、本実施形態では、優先的にこの部分の特性を改善することにより、伝送特性の改善を図るようにしている。プリント配線回路100は、信号線4と接地電極5の間の総厚さに対する接着剤層2の厚さが、割合的に小さくなるように構成されている。上記表1からも明らかなように、高速信号伝送における誘電損に大きな影響がある誘電正接は、ポリイミドに比べて接着剤の方が大きいので、上記総厚さに対する接着剤層2の厚さの割合を小さくすることで、誘電正接が等価的に小さくなり、結果的に電気信号の損失(誘電損)を小さくすることが可能となる。   For this reason, in this embodiment, the transmission characteristics are improved by preferentially improving the characteristics of this portion. The printed wiring circuit 100 is configured such that the thickness of the adhesive layer 2 with respect to the total thickness between the signal line 4 and the ground electrode 5 is reduced in proportion. As is clear from Table 1 above, the dielectric loss tangent, which has a large influence on the dielectric loss in high-speed signal transmission, is larger in the adhesive than in the polyimide, and therefore the thickness of the adhesive layer 2 with respect to the total thickness. By reducing the ratio, the dielectric loss tangent becomes equivalently small, and as a result, the loss (dielectric loss) of the electric signal can be reduced.

次に、本実施形態に係るプリント配線回路の製造方法について説明する。
図2はプリント配線回路の製造工程を示すフローチャートである。図3はプリント配線回路を製造工程順に示す断面図である。
まず、図3(a)に示すように、絶縁層1の両面に接着剤層2,3を介して導体回路層4A及び導体回路層である接地電極5を貼り付けた銅張積層板(CCL)からなる両面配線基板10を用意し、同図(b)に示すように、一方の面側の導体回路層4Aをエッチングなどにより所定のパターンに加工して信号線4を形成する(ステップS100)。
Next, a method for manufacturing a printed wiring circuit according to the present embodiment will be described.
FIG. 2 is a flowchart showing the manufacturing process of the printed wiring circuit. FIG. 3 is a cross-sectional view showing printed wiring circuits in the order of manufacturing steps.
First, as shown in FIG. 3A, a copper clad laminate (CCL) in which a conductor circuit layer 4A and a ground electrode 5 which is a conductor circuit layer are bonded to both surfaces of an insulating layer 1 via adhesive layers 2 and 3. ), And the conductor circuit layer 4A on one surface side is processed into a predetermined pattern by etching or the like to form the signal line 4 (step S100). ).

次に、図3(c)に示すように、信号線4を回路形成した両面配線基板10の上にカバー材20を、接着剤層6を下面にして配置し(ステップS101)、図中矢印で示すようにカバーレイ6を両面配線基板10の信号線4側に熱圧着する(ステップS102)。この熱圧着のときの加熱温度は、接着剤層2のガラス転移温度(40〜60℃)よりも高い160℃程度に設定する。これにより、同図(d)に示すように、信号線4が接着剤層2にめり込んだ構造のプリント配線回路100が製造される。なお、熱圧着時の加圧力は、例えば基板の面積に対して30〜60kgf/cmである。このように、プリント配線回路100は、既存の設備を用いて既存の製造工程により製造することができるので、安価に製造することができる。なお、信号線4は、所定の幅(例えば、150μm程度)にパターン形成されているため、熱圧着により接着剤層2にめり込むが、接地電極5は、面積が広いため、このようなめり込みは殆どない。このため、接地電極5側の接着強度は変化しない。この点も、電界の集中する部分のみの接着剤層2を低減することに寄与している。 Next, as shown in FIG. 3C, the cover material 20 is arranged on the double-sided wiring board 10 on which the signal lines 4 are formed with the adhesive layer 6 on the bottom surface (step S101), and the arrow in the figure. As shown in FIG. 8, the coverlay 6 is thermocompression bonded to the signal line 4 side of the double-sided wiring board 10 (step S102). The heating temperature at the time of thermocompression bonding is set to about 160 ° C., which is higher than the glass transition temperature (40 to 60 ° C.) of the adhesive layer 2. As a result, the printed wiring circuit 100 having a structure in which the signal line 4 is recessed into the adhesive layer 2 is manufactured as shown in FIG. In addition, the applied pressure at the time of thermocompression bonding is 30-60 kgf / cm < 2 > with respect to the area of a board | substrate, for example. Thus, the printed wiring circuit 100 can be manufactured at low cost because it can be manufactured by an existing manufacturing process using existing equipment. Since the signal line 4 is patterned to a predetermined width (for example, about 150 μm), the signal electrode 4 is embedded in the adhesive layer 2 by thermocompression bonding. However, since the ground electrode 5 has a large area, such an indentation does not occur. Almost no. For this reason, the adhesive strength on the ground electrode 5 side does not change. This point also contributes to reducing the adhesive layer 2 only in the portion where the electric field is concentrated.

次に、本実施形態に係るプリント配線回路100の具体的な電気的特性について比較例を参照しながら説明する。
図4は、比較例のプリント配線回路の構造を示す断面図である。図4に示すように、比較例のプリント配線回路100Aは、信号線4が、接着剤層2側にめり込んでいない点を除き、本実施形態のプリント配線回路100と同様の構造を有している。
Next, specific electrical characteristics of the printed wiring circuit 100 according to the present embodiment will be described with reference to a comparative example.
FIG. 4 is a cross-sectional view showing the structure of a printed wiring circuit of a comparative example. As shown in FIG. 4, the printed wiring circuit 100A of the comparative example has the same structure as that of the printed wiring circuit 100 of the present embodiment, except that the signal line 4 is not recessed into the adhesive layer 2 side. Yes.

これら実施例及び比較例のプリント配線回路100,100Aにおいて、特性インピーダンスを一般的な50Ωにするために、信号線4の幅を150μmとした。この場合における実施例のプリント配線回路100の特性インピーダンスと信号線幅との関係を図5に、比較例のプリント配線回路100Aの特性インピーダンスと信号線幅との関係を図6に、それぞれ示す。また、実施例におけるプリント配線回路100と比較例のプリント配線回路100Aの入出力特性(Sパラメータ)と周波数の関係を図7に示す。   In the printed wiring circuits 100 and 100A of these examples and comparative examples, the width of the signal line 4 is set to 150 μm in order to make the characteristic impedance 50 Ω in general. FIG. 5 shows the relationship between the characteristic impedance and the signal line width of the printed wiring circuit 100 of the example in this case, and FIG. 6 shows the relationship between the characteristic impedance and the signal line width of the printed wiring circuit 100A of the comparative example. FIG. 7 shows the relationship between the input / output characteristics (S parameters) and the frequencies of the printed wiring circuit 100 in the example and the printed wiring circuit 100A in the comparative example.

図5及び図6に示すように、実施例のプリント配線回路100(図5)は、比較例のプリント配線回路100A(図6)と比べて、信号線4が接地電極5に近付くため、150μmの幅でみると特性インピーダンスが比較例と比べて多少低下していることが分かる。しかし、この低下は信号線4の幅の設計で対応することができるので問題とはならない。すなわち、図5に示すように、特性インピーダンスを50Ωにするため、信号線4の幅を140μm程度に設定すればよい。   As shown in FIGS. 5 and 6, the printed wiring circuit 100 (FIG. 5) of the example is 150 μm because the signal line 4 is closer to the ground electrode 5 than the printed wiring circuit 100 </ b> A (FIG. 6) of the comparative example. It can be seen that the characteristic impedance is somewhat lower than that of the comparative example. However, this reduction can be dealt with by the design of the width of the signal line 4 and therefore does not cause a problem. That is, as shown in FIG. 5, in order to set the characteristic impedance to 50Ω, the width of the signal line 4 may be set to about 140 μm.

図7に示すように、実施例及び比較例共に、信号線4に流れる電気信号が高周波になればなるほど損失が大きくなるので、高速信号伝送時に損失の影響を大きく受けることとなるが、実施例の方が比較例に比べて高周波帯域において損失が小さいことが判明した。従って、信号線4が接着剤層2にめり込み、界面2bが面2aに比べて絶縁層1に近付いている構造の本実施形態のプリント配線回路100によれば、低コストで接着強化と電気信号の損失低減を両立させることが可能である。   As shown in FIG. 7, in both the example and the comparative example, the loss increases as the electric signal flowing through the signal line 4 becomes higher in frequency, so that it is greatly affected by the loss during high-speed signal transmission. It was found that the loss is smaller in the high frequency band than the comparative example. Therefore, according to the printed wiring circuit 100 of the present embodiment having the structure in which the signal line 4 is embedded in the adhesive layer 2 and the interface 2b is closer to the insulating layer 1 than the surface 2a, the adhesion enhancement and the electric signal are performed at low cost. It is possible to achieve both reductions in loss.

なお、上記実施形態においては、プリント配線回路100を高速信号伝送用のマイクロストリップライン構造のものとして説明したが、プリント配線回路100はこれに限定されるものではなく、種々の電気信号伝送用回路等に適用することができる。   In the above embodiment, the printed wiring circuit 100 is described as having a microstrip line structure for high-speed signal transmission. However, the printed wiring circuit 100 is not limited to this, and various electric signal transmission circuits can be used. Etc. can be applied.

1 絶縁層
2,3 接着剤層
2a 面
2b 界面
3 導体
4 信号線
5 接地電極
6 接着剤層
7 カバーレイ
9 電気力線
100 プリント配線回路
DESCRIPTION OF SYMBOLS 1 Insulation layer 2,3 Adhesive layer 2a Surface 2b Interface 3 Conductor 4 Signal line 5 Ground electrode 6 Adhesive layer 7 Coverlay 9 Electric force line 100 Printed wiring circuit

Claims (5)

ポリイミド樹脂からなる絶縁層及び前記絶縁層の両側に第1の接着剤層を介して形成された導体回路層を有する両面配線基板と、
前記両面配線基板の一方の前記導体回路層側の面上に、第2の接着剤層を介して貼り付けられたカバーレイとを有したプリント配線回路において、
前記一方の導体回路層と前記第1の接着剤層との界面が、前記一方の導体回路層がない部分の前記第1の接着剤層と前記第2の接着剤層との界面よりも前記絶縁層に近くなっている
ことを特徴とするプリント配線回路。
A double-sided wiring board having a conductor circuit layers formed on both sides of the insulating layer and the insulating layer made of a polyimide resin through a first adhesive layer,
In a printed wiring circuit having a cover lay attached via a second adhesive layer on one of the conductor circuit layer side surfaces of the double-sided wiring board ,
An interface between the first adhesive layer and said one conductive circuit layer, than the field surface between the second adhesive layer and the first adhesive layer of the absence of one of the conductor circuit layer portion printed wiring circuit, characterized in that is closer before Symbol insulating layer.
前記絶縁層の誘電正接は、前記第1の接着剤層の誘電正接よりも低い
ことを特徴とする請求項1記載のプリント配線回路。
The printed wiring circuit according to claim 1 , wherein a dielectric loss tangent of the insulating layer is lower than a dielectric loss tangent of the first adhesive layer.
前記一方の導体回路層と前記第1の接着剤層との界面と、前記一方の導体回路層がない部分の前記第1の接着剤層と前記第2の接着剤層との界面との厚さ方向の距離は、5μm以下である
ことを特徴とする請求項1又は2記載のプリント配線回路。
Wherein one of the conductive circuit layer and the interface between the first adhesive layer, with the field surface with the first adhesive layer and the second adhesive layer of the absence of one of the conductor circuit layer portion The printed wiring circuit according to claim 1, wherein the distance in the thickness direction is 5 μm or less.
記一方の導体回路層は、高速伝送用の信号線である
ことを特徴とする請求項1〜3のいずれか1項記載のプリント配線回路。
Prior Symbol hand conductor circuit layer of a printed wiring circuit according to any one of claims 1 to 3, characterized in that a signal line for high-speed transmission.
ポリイミド樹脂からなる絶縁層の両側に第1の接着剤層を介して導体回路層が形成された両面配線基板の一方の導体回路層を所定のパターンに加工し、
前記両面配線基板の前記所定のパターンに加工された導体回路層が形成された面上に第2の接着剤層を介してカバーレイを配置し、
前記カバーレイを前記両面配線基板に熱圧着すると共に前記所定のパターンに加工された導体回路層を前記熱圧着により前記第1の接着剤層側にめり込ませる
ことを特徴とするプリント配線回路の製造方法。
The conductor circuit layer of hand of the first double-sided wiring board in which the conductor circuit layer is formed via an adhesive layer on both sides of the insulating layer made of polyimide resin is processed into a predetermined pattern,
A coverlay is disposed on the surface of the double-sided wiring board on the surface on which the conductor circuit layer processed into the predetermined pattern is formed via a second adhesive layer,
The printed wiring circuit, wherein the coverlay is thermocompression bonded to the double-sided wiring board and the conductor circuit layer processed into the predetermined pattern is embedded in the first adhesive layer side by the thermocompression bonding. Manufacturing method.
JP2011175964A 2011-08-11 2011-08-11 Printed wiring circuit and manufacturing method thereof Expired - Fee Related JP5406252B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011175964A JP5406252B2 (en) 2011-08-11 2011-08-11 Printed wiring circuit and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011175964A JP5406252B2 (en) 2011-08-11 2011-08-11 Printed wiring circuit and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2013041868A JP2013041868A (en) 2013-02-28
JP5406252B2 true JP5406252B2 (en) 2014-02-05

Family

ID=47890037

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011175964A Expired - Fee Related JP5406252B2 (en) 2011-08-11 2011-08-11 Printed wiring circuit and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP5406252B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6746817B1 (en) * 2020-03-05 2020-08-26 日本メクトロン株式会社 Printed wiring board and manufacturing method thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5186266B2 (en) * 2008-03-31 2013-04-17 新日鉄住金化学株式会社 Multilayer wiring circuit board and manufacturing method thereof

Also Published As

Publication number Publication date
JP2013041868A (en) 2013-02-28

Similar Documents

Publication Publication Date Title
US10993331B2 (en) High-speed interconnects for printed circuit boards
JP5658399B1 (en) Printed wiring board
JP6149920B2 (en) Rigid flexible substrate and manufacturing method thereof
JP2012243923A (en) Flexible printed circuit and manufacturing method thereof
JP6732723B2 (en) Printed wiring board for high frequency transmission
CN102474978B (en) Signal line and manufacturing method thereof
JP2013051387A (en) Electronic circuit board
US10219367B2 (en) Multilayer resin substrate, and method of manufacturing multilayer resin substrate
JP5445011B2 (en) Circuit board
KR20150013006A (en) flexible circuit board with planarized cover layer structure
JP2014207297A (en) Flexible printed circuit, and method for manufacturing the same
JP4414365B2 (en) High-speed transmission board
US10091879B2 (en) Conductor connecting structure and mounting board
US20170064828A1 (en) Conductor connecting structure and mounting board
JP5406252B2 (en) Printed wiring circuit and manufacturing method thereof
JP2011023547A (en) Circuit board
JP6492758B2 (en) Multi-wire wiring board
CN101730398A (en) Printed circuit board and method for producing same
CN219626872U (en) Multilayer substrate
JP2014192497A (en) Wiring board
JP2007096159A (en) Multilayer printed wiring board
JP7044205B2 (en) Multi-layer board
JP2017069320A (en) Multilayer wiring board
JP2015005668A (en) Differential signal transmission circuit and manufacturing method thereof
CN115811842A (en) Circuit board assembly and manufacturing method thereof

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130226

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130426

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131001

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131031

R150 Certificate of patent or registration of utility model

Ref document number: 5406252

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees